SKIP | |
| Description: | Skip next instruction word |
| Operation: | PC++ |
| Flags affected: | none |
| Registers affected: | PC |
| Sources referenced: | - |
| Cycles: | 1 |
| Opcode: | |
| Actually compiles to: | sb 2.0 /snb 2.0 |
| Microchip PIC syntax: | BTFSC/BTFSS 2,0 |
| Notes: | |
The SX has a built in trick which skips the next instruction after a
page or bank instruction. This
allows the user to skip long calls
(page,call). It takes 3 cycles
to skip these two instructions. It also means that if the user were just
trying to skip the page, the SX would also skip the next instruction afterwards.
It's a cool trick, but only once you know it's there. If you don't, it can
be really frustrating to try to figure out the problem.
This trick has been built in to deal with doing bank instructions as well. It would skip the bank, and the next instruction after the bank. It makes skipping register operations extremely easy, but only once you know it is there. If you do not wish the instruction following the bank or page instruction to be skiped inserting a nop between the bank or page instruction and the next instruction would fix the problem.
Things really get interesting when there are several BANK and PAGE instructions in a row. They’re ALL skipped, and a cycle is taken for each. Interrupts do not interfere with this skipping behavior.
JMP and SKIP instructions take 2 cycles in >compatible mode, not 4 as stated in Table 3-7 in User's manual page 53.
See: