

IP2022 Internet Processor™

Features and Performance Optimized for Network Connectivity

1.0 Product Highlights

The Ubicom IP2022 Internet Processor™ combines support for communication physical layer, Internet protocol stack, device-specific application, and devicespecific peripheral software modules in a single chip, and is reconfigurable over the Internet. It can be programmed, and reprogrammed, using pre-built software modules and configuration tools to create true single-chip solutions for a wide range of device-to-device and device-to-human communication applications. High speed communication interfaces are available via on-chip hardware Serializer/Deserializer (SerDes) blocks. These two fullduplex blocks allow the IP2022 to be used in a variety of communication bridging applications. Each SerDes block is capable of supporting 10Base-T Ethernet (MAC and PHY), USB, GPSI, SPI, or UART. The 120 MHz operating frequency, with most instructions executing in a single cycle, delivers the throughput needed for emerging network connectivity applications, and a flash-based program memory allows both in-system and runtime reprogramming. The IP2022 implements most peripheral, communications and control functions via software modules (ipModule™ software), replacing traditional hardware for maximum system design flexibility. This approach allows rapid, inexpensive product design and, when needed, quick and easy reconfiguration to accommodate changes in market needs or industry standards.

Key Features:

• Designed to support single-chip networked solutions

- **•** Fast processor core
- **•** 64kB Flash program memory
- **•** 20kB SRAM data/program memory
- **•** Two SerDes communication blocks supporting common PHYs (Ethernet, USB, UARTs, etc.) and bridging applications
- **•** Advanced 120 MIPS RISC processor
- **•** High speed packet processing
- **•** Instruction set optimized for communication functions
- **•** Supports software implementation of traditional hardware functions
- **•** In-system reprogrammable for highest flexibility
- **•** Run time self-programmable
- **•** Vpp = Vcc supply voltage

Figure 1-1 IP2022 Block Diagram

1.1 Additional Features

Internet Processor Capabilities

Foundation for Highly Flexible Connectivity Solution

- 120 MIPS performance @120 MHz
- Predictable execution rate for hard real-time applications
- Fast and deterministic 3-cycle (25ns @120MHz) internal interrupt response
- Hardware save/store of key registers
- Functions implemented via software tightly coupled with hardware assist peripherals

Multiple Networking Protocols and Physical Layer Support Hardware

- Two full-duplex serializer/deserializer (SERDES) channels
	- Flexible to support 10Base-T, GPSI, SPI, UART, USB protocols
	- Two channels for protocol bridging
	- On-chip squelch function for 10Base-T Ethernet on each SERDES
- Four hardware LFSR (Linear Feedback Shift Register) units
	- CRC generation/checking
	- Data whitening
	- Encryption

Network Software Package

- Integrated all software-based TCP/IP protocol stack and Ethernet MAC
- RFC-compliant stack
	- Supporting a range of protocol stack layers
	- Flash file system
	- Serial I/O and Ethernet drivers
- Embedded networking application layer
- IpOS[™] operating system
- IpModule™ configuration tool

Memory

- 64-Kbyte (32K \times 16) on-chip program flash memory
- 16-Kbyte (8K × 16) on-chip program/data RAM
- 4-Kbyte on-chip linear-addressed data RAM
- Self-programming with built-in charge pump: instructions to read, write, and erase flash memory
- Addresses up to 2 Mbytes of external memory

CPU Features

- RISC engine core with DC to 120 MHz operation
- 8.3 ns instruction cycle
- Compact 16-bit fixed-length instructions
- Single-cycle instruction execution on most instructions (3 cycles for jumps and calls)
- Sixteen-level hardware stack for high-performance subroutine linkage
- 8 × 8 signed/unsigned single-cycle multiply
- Pointers and stack operation optimized for C compiler
- Uniform, linear address space (no register banks)

General-Purpose Hardware Peripherals

- Two 16-bit timers with 8-bit prescalers supporting:
	- Timer mode
	- PWM mode
	- Capture/Compare mode
- Parallel host interface, 8/16-bit selectable for use as a communications coprocessor
- External memory interface
- One 8-bit timer with programmable 8-bit prescaler
- One 8-bit real-time clock/counter with programmable 15-bit prescaler and 32 kHz crystal input
- Watchdog timer with prescaler
- 10-bit, 8-channel ADC with 1/2 LSB accuracy
- Analog comparator with hysteresis enable/disable
- Brown-out minimum supply voltage detector
- External interrupt inputs on 8 pins (Port B)

Sophisticated Power and Frequency/Clock Management Support

- Operating voltage of 2.3V to 2.7V
- Switching the system clock frequencies between different clock sources
- On-chip PLL clock multiplier with pre- and post-divider – 120 MHz on-chip clock from 4 MHz ext. crystal
- Changing the core clock using a selectable divider
- Shutting down the PLL and/or the OSC input
- Dynamic CPU speed control with **speed** instruction
- Power-On-Reset (POR) logic

Flexible I/O

- 52 I/O Pins
- 2.3V to 3.6V symmetric CMOS output drive
- 5V-tolerant inputs
- Port A pins capable of sourcing/sinking 24 mA
- Optional I/O synchronization to CPU core clock

Re-configurable Over The Internet

- Customer application program updatable – Run-time self programming
- On-chip in-system programming interface
- On-chip in-system debugging support interface
- Debugging at full IP2022 operating speed
- Programming at device supply voltage level
- Real-time emulation, program debugging, and integrated software development environment offered by leading third-party tool vendors

Complete Software Development Environment

Ubicom's Software Development Kit (SDK) with

- IpOS™ operating system
- IpStack™ Software
	- TCP/IP protocol stack
	- NE2000 Ethernet drivers
- ipWeb Software HTTP 1.1 Server
- ipFile Flash virtual file system
- ipIO Software Device I/O driven interfaces MII, I²C, SPI, GPSI, UART
- ipModule™ Software Pre-built Connectivity Software modules
	- ipEthernet 10Base-T Ethernet
	- ipHomePlug HomePlug power line networking
	- ipUSB USB 1.1 Host or Device
	- ipBlue Bluetooth
	- ipWLANstation 802.11b station (node or bridge)
	- ipWLANaccesspoint 802.11b access point
- Configuration tool
	- Integrated tool to support rapid development efforts

Red Hat GNUPro tools including GCC ANSI C compiler and assembler, linker, utilities, and GNU debugger

Ubicom's Unity™ IDE including editor, project manager, graphical user interface to GNU debugger, device programmer, and ipModule™ configuration tool

Complete and integrated one-stop phone/email/Web support from Ubicom on all elements of the development environment

1.2 Architecture

1.2.1 CPU

The IP2022 implements an enhanced Harvard architecture (i.e. separate instruction and data memories) with independent address and data buses. The 16-bit program memory and 8-bit dual-port data memory allow instruction fetch and data operations to occur in parallel. The advantage of this architecture is that instruction fetch and memory transfers can be overlapped by a multistage pipeline, so that the next instruction can be fetched from program memory while the current instruction is executed with data from the data memory.

Ubicom has developed a revolutionary RISC-based architecture that is deterministic, jitter free, and completely reprogrammable.

The IP2022 implements a four-stage pipeline (fetch, decode, execute, and write back). At the maximum operating frequency of 120 MHz, instructions are executed at the rate of one per 8.3 ns clock cycle.

1.2.2 Serializer/Deserializers

One of the key elements in optimizing the IP2022 for device-to-device and device-to-human communication is the inclusion of two on-chip serializer/deserializer units. These units support popular communication protocols such as GPSI, SPI, UART, USB, and 10Base-T Ethernet, allowing the IP2022 to be used in bridge, access point and gateway applications.

By performing data serialization and deserialization in hardware, the CPU bandwidth needed to support serial communications is greatly reduced, especially at high baud rates. Providing two units allows easy implementation of protocol conversion or bridging functions, such as a USB-to-Ethernet or RS-232 bridges.

1.2.3 Low-Power Support

Particular attention has been paid to minimizing power consumption. For example, an on-chip PLL allows use of a lower-frequency external source (e.g., an inexpensive 2 MHz crystal oscillator can be used to produce a 120 MHz on-chip clock), which reduces both power consumption and EMI. In addition, software can change the execution speed of the CPU to reduce power consumption, and a mechanism is provided for automatically changing the speed on entry and return from an interrupt service routine. The **speed** instruction specifies power-saving modes that include a clock divisor between 1 and 128. This divisor only affects the clock to the CPU core, not the timers. The **speed** instruction also specifies the clock source (OSC1 clock, RTCLK oscillator, or PLL clock multiplier), and whether to disable the OSC1 clock oscillator or the PLL. The **speed** instruction executes using the current clock divisor.

1.2.4 Memory

The IP2022 CPU executes from a 32K x 16 flash program memory and an 8K x 16 RAM program/data memory. In addition, the ability to write into the program flash memory allows flexible non-volatile data storage. An interface is available for up to 128K bytes of linearly addressed external memory, which can be expanded to 2M bytes with additional software-based I/O addressing. The maximum execution rate is 30 MIPS from flash memory and 120 MIPS from RAM. Speed-critical routines can be copied from the flash memory to the RAM for faster execution. The IP2022 has a mechanism for in-system programming of its flash and RAM program memories through a four-wire SPI interface, and software has the ability to reprogram the program memories at run time. This allows the functionality of a device to be changed in the field over the Internet.

1.2.5 Instruction Set

The IP2022 instruction set, using 16-bit words, implements a rich set of arithmetic and logical operations, including signed and unsigned 8-bit \times 8-bit integer multiply with a 16-bit product.

1.2.6 Other Supported Functions

On-chip dedicated hardware also includes a PLL, an 8 channel 10-bit ADC, general-purpose timers, single-cycle multiplier, analog comparator, LFSR units, external memory interface, brown-out power voltage detector, watchdog timer, low-power support, multi-source wakeup capability, user-selectable clock modes, high-current outputs, and 52 general-purpose I/O pins.

1.2.7 Programming and Debugging Support

The IP2022 is supported by leading third-party tool vendors. On-chip in-system debug capabilities allow these tools to provide an integrated software development environment that includes editor, assembler, debugger, simulator, and programmer tools. For example, the complete Red Hat GNUPro tools, including C compiler, assembler, linker, utilities and GNU debugger, supports the IP2022.

In addition, Ubicom offers an integrated graphical development environment which includes an editor, project manager, graphical user interface for the GNU debugger, device programmer, and ipModule™ configuration tool.

Unobtrusive in-system programming is provided through the ISP interface. There is no need for a bond-out chip for software development. This eliminates concerns about differences in electrical characteristics between a bondout chip and the actual chip used in the target application. Designers can test and revise code on the same part used in the actual application.

2.0 Pin Definitions

2.1 PQFP (Plastic Quad Flat Package)

2.2 µBGA (Micro Ball Grid Array package)

IP2022/BG80-120

515-092a.eps

Figure 2-2 µBGA Pin Definition

2.3 Signal Descriptions

I = Digital Input, AI = Analog Input, O/DO = Digital Output, HiZ = High Impedance, P = Power, PLP = On-Chip Pullup, ST = Schmitt Trigger

Table 2-1 Signal Descriptions

Table 2-1 Signal Descriptions (continued)

Pin			Sink	Source			
Name	PQFP	µBGA	Type	@ 3.3V IOVDD	@ 3.3V IOVDD	Function	
RD ₆	39	K ₈	I/O	4 mA	4 mA	I/O Port, Parallel Slave Peripheral Data D6, External Memory shared A7/D6	
RD7	40	K ₉	I/O	4 mA	4 mA	I/O Port, Parallel Slave Peripheral Data D7, External Memory shared A8/D7	
RE ₀	41	K10	I/O	8 mA	$\overline{8}$ mA	I/O Port, S1CLK - SCLK (SPI), RxCLK (GPSI), optional SERDES clock input for UART or USB.	
RE1	42	H ₉	I/O	8 mA	8 mA	I/O Port, S1RXP - VP (USB), SS (SPI Slave), TxEN (GPSI Master), RxEN (GPSI Slave)	
RE ₂	43	J10	I/O	8 mA	8 mA	I/O Port, S1RXM - VM (USB)	
RE3	44	J9	I/O	8 mA	8 mA	I/O Port, S1RXD - RCV (USB), RXD (UART), DI (SPI), TxD (GPSI Master), RxD (GPSI Slave)	
RE4	45	H ₁₀	I/O	8 mA	8 mA	I/O Port, S1TXPE/S1OE - TxD+ (Ethernet), OE (USB), RxEN (GPSI Master), TxEN (GPSI Slave)	
RE ₅	46	G9	I/O	24 mA	24 mA	I/O Port, High Power Output, S1TXP - Tx+ (Ethernet), VPO (USB), TXD (UART), DO (SPI), RxD (GPSI Master), TxD (GPSI Slave)	
RE ₆	47	G10	I/O	24 mA	24 mA	I/O Port, High Power Output, S1TXM - Tx- (Ethernet), VMO (USB), TxCLK/RxCLK (GPSI Master), TxCLK (GPSI Slave)	
RE7	48	J8	I/O	8 mA	8 mA	I/O Port, S1TXME - TxD- (Ethernet), TxBUSY (GPSI)	
RF ₀	49	F7	I/O	8 mA	8 mA	I/O Port, S2TXPE/S2OE - TxD+ (Ethernet), OE (USB), RxEN (GPSI Master), TxEN (GPSI Slave)	
RF ₁	50	F ₉	I/O	24 mA	24 mA	I/O Port, High Power Output, S2TXP - Tx+ (Ethernet), VPO (USB), TXD (UART), DO (SPI), RxD (GPSI Master), TxD (GPSI Slave)	
RF ₂	51	F ₁₀	I/O	24 mA	24 mA	I/O Port, High Power Output, S2TXM - Tx- (Ethernet), VMO (USB), TxCLK/RxCLK (GPSI Master), TxCLK (GPSI Slave)	
RF ₃	52	F ₆	I/O	8 mA	8 mA	I/O Port, S2TXME - TxD- (Ethernet), TxBUSY (GPSI)	
RF4	57	B9	I/O	8 mA	8 mA	I/O Port, S2CLK - SCLK (SPI), RxCLK (GPSI), optional SERDES clock input for UART or USB.	
RF ₅	58	A ₉	I/O	8 mA	8 mA	I/O Port, S2RXP - VP (USB), SS (SPI Slave), TxEN (GPSI Master), RxEN (GPSI Slave)	
RF ₆	59	D ₁₀	I/O	8 mA	8 mA	I/O Port, S2RXM - VM (USB)	
RF7	60	D9	I/O	8 mA	8 mA	I/O Port, S2RXD - RCV (USB), RXD (UART), DI (SPI), TxD (GPSI Master), RxD (GPSI Slave)	
RG ₀	61	C ₁₀	Al/DO	$4 mA^*$	$4 mA^*$	Output Port, ADC0 Input, Comparator Output	
RG1	62	C ₉	Al/DO	$4 mA^*$	$4 mA^*$	Output Port, ADC1 Input, Comparator - Input	
RG ₂	63	B10	Al/DO	$4 mA^*$	$4 mA^*$	Output Port, ADC2 Input, Comparator + Input	

Table 2-1 Signal Descriptions (continued)

Name	Pin			Sink Source @ 3.3V	@ 3.3V	Function	
	PQFP	µBGA	Type	IOVDD	IOVDD		
RG3	64	A10	AI/DO	4 mA^*	4 mA^*	Output Port, ADC3 Input, ADC reference Input	
RG4	66	B7	AI/DO	4 mA^*	4 mA^*	Output Port, ADC4 Input, S1RX-	
RG5	67	B ₈	AI/DO	4 mA^*	4 mA^*	Output Port, ADC5 Input, S1RX+	
RG ₆	68	A7	AI/DO	4 mA^*	4 mA^*	Output Port, ADC6 Input, S2RX-	
RG7	69	D7	AI/DO	4 mA^*	4 mA^*	Output Port, ADC7 Input, S2RX+	

Table 2-1 Signal Descriptions (continued)

 $*$ GVDD = 2.5V

3.0 System Architecture.

Figure 3-1 IP2022 Detailed Block Diagram

The IP2022 CPU executes from a 32K x 16 flash program memory and an 8K x 16 RAM program memory. [Figure 3-](#page-11-1) [1](#page-11-1) shows the IP2022 detailed block diagram. The maximum execution rate is 30 MIPS from flash and 120 MIPS from RAM. Speed-critical routines can be copied from the flash memory to the RAM for faster execution.

The CPU operates on 8-bit data in 128 special-purpose registers, 128 global registers, and 3840 bytes of data memory. The special-purpose registers hold control and status bits used for CPU control and for interface with hardware peripherals (timers, I/O ports, A/D converter, etc.)Although the philosophy followed in the design of Ubicom products emphasizes the use of fast RISC CPUs with predictable execution times to emulate peripheral devices in software (the ipModule™ concept), there are a few hardware peripherals which are difficult to emulate in software alone (e.g. an A/D converter) or consume an excessive number of instruction cycles when operating at high speed (e.g. data serialization/deserialization). The design of the IP2022 incorporates only those hardware peripherals which can greatly accelerate or extend the reach of the ipModule™ concept. The hardware peripherals included on-chip are:

- 52 I/O port pins
- Watchdog timer
- Real-time timer
- 2 Multifunction 16-bit timers with compare and capture registers
- 2 Real-time 8-bit timers
- 2 Serializer/deserializer (SERDES) units
- 4 Linear feedback shift register (LFSR) units
- 10-bit, 8-channel A/D converter
- Analog comparator
- Parallel slave peripheral interface

There is a single interrupt vector which can be reprogrammed by software. On-chip peripherals and up to 8 external inputs can raise interrupts.

There are five sources of reset:

- **RST** external reset input
- Power-On Reset (POR) logic
- Brown-Out Reset (BOR) logic (detects low AVdd condition)

- Watchdog timer reset
- In-system debugging/programming interface reset

An on-chip PLL clock multiplier (x50) enables high-speed operation (up to 120 MHz) from a slow-speed external clock input, crystal, or ceramic resonator. A CPU clockthrottling mechanism allows fine control over power consumption in modes that do not require maximum speed, such as waiting for an interrupt.

The IP2022 has a mechanism for in-system programming of its flash and RAM program memories through a fourwire SPI interface. This provides easy programming and reprogramming of devices on assembled circuit boards. In addition, the flash memory can be programmed by software at run time, for example to store user-specific data such as phone numbers and to receive software upgrades downloaded over the Internet. The IP2022 also has an on-chip debugging facility which makes the internal operation of the chip visible to third-party debugging tools.

3.1 CPU Registers

[Figure 3-2](#page-12-0) shows the CPU registers, which consist of seven 8-bit registers, seven 16-bit registers, and one 24 bit register. The 16-bit registers are formed from pairs of 8-bit registers, and the 24-bit register is formed from three 8-bit registers. For the register quick reference guide, see [Section 7.0](#page-80-0) and [Section 7.1](#page-85-0).

Figure 3-2 CPU Registers

The W or working register is used as the source or destination for most arithmetic, movement, and logical instructions.

The STATUS register holds the condition flags for the results of arithmetic and logical operations, the page bits (used for jumps and subroutine calls), and bits which indicate the skipping state of the core and control of continuation skip after return from interrupt. [Figure 3-3](#page-13-0) shows the assignment of the bits in the STATUS register.

.

- • *PA2:PA0*—Program memory page select bits. Used to extend the 13-bit address encoded in jump and call instructions (selects 8K-word pages). Modified using the **page** instruction.
- SAR—Skip After Return bit. This bit should be set if the core should be in the skipping state, and should not be set if the core should not be in the skipping state after the completion of the return instruction (**ret**, **retnp**, or **retw** instructions, but not **reti**). The return instruction will also clear the SAR control bit to ensure correct behavior after the dynamic jump.
- *SSF*—Shadowed Skipping/not state Flag. Gives the ISR the ability to know if the interrupt occured immediately following a skip instruction. The software can choose either to clear the SSF flag in the ISR or to make the first instruction of the context switching code a **nop** to flush out the skip state.
- *Z*—Zero bit. Affected by most logical, arithmetic, and data movement instructions. Set if the result was zero, otherwise cleared.
- *DC*—Digit Carry bit. After addition, set if carry from bit 3 occurred, otherwise cleared. After subtraction, cleared if borrow from bit 3 occurred, otherwise set.
- *C*—Carry bit. After addition, set if carry from bit 7 of the result occurred, otherwise cleared. After subtraction, cleared if borrow from bit 7 of the result occurred, otherwise set. After rotate (**rr** or **rl**) instructions, loaded with the LSB or MSB of the operand, respectively.

The MULH register receives the upper 8 bits of the 16-bit product from signed or unsigned multiplication. The lower 8 bits are loaded into the W register.

The SPDREG register holds bits that control the CPU speed and clock source settings, and is loaded by using the **speed** instruction, as shown in [Figure 3-4](#page-13-1). The SPDREG register is read-only, and its contents may only be changed by executing a **speed** instruction, taking an interrupt, or returning from an interrupt. For more information about the **speed** instruction and the clock throttling mechanism, see [Section 3.4](#page-16-2) and [Figure 3-16](#page-25-1).

Note: The **speed** instruction should be followed by a **nop** instruction if port b interrupt is used to wake up from sleep mode.

Figure 3-4 SPDREG Register

- \overline{PLL} —enable x50 PLL clock multiplier; 0 = enabled. Power consumption can be reduced by disabling it. See [Figure 3-16.](#page-25-1)
- \overline{OSC} —enable OSC oscillator: $0 =$ enabled (stops OSC oscillator and blocks propagation of OSC1 external clock input). Power consumption can be reduced by disabling it.
- *CLK1:0*—selects the system clock source, as shown in [Table 3-1.](#page-13-2) See [Figure 3-16](#page-25-1) for the clock logic. See [Section 7.1.5](#page-87-0) (FCFG register, FRDTS1:0 bits) for exceptions.

Table 3-1 CLK1:0 Field Encoding

CLK1:0	System Clock Source
00	PLL Clock Multiplier
01	OSC Oscillator/External OSC1 Input
10	RTCLK oscillator/external clock on RTCLK1 input
11	System Clock Off

• *CDIV3:0*—selects the clock divisor used to generate the CPU core clock from the system clock, as shown in [Table 3-2](#page-13-3) (also see [Figure 3-16\)](#page-25-1).

CDIV3:0	System Clock Divisor	CPU Core Frequency (if System Clock is 120 MHz)		
0000	1	120 MHz		
0001	$\overline{2}$	60 MHz		
0010	3	40 MHz		
0011	4	30 MHz		
0100	5	24 MHz		
0101	6	20 MHz		
0110	8	15 MHz		
0111	10	12 MH _z		
1000 12		10 MHz		
1001	16	7.5 MHz		
1010	24	5 MHz		

Table 3-2 System Clock Divisor

CDIV3:0	System Člock Divisor	CPU Core Frequency (if System Clock is 120 MHz)	
1011	32	3.75 MHz	
1100	48	2.5 MHz	
1101	64	1.875 MHz	
1110	128	0.9375 MHz	
1111	Clock Off	0 MHz	

Table 3-2 System Clock Divisor (continued)

The INTSPD register holds bits that control the CPU speed and clock source during interrupt service routines (it is copied to the SPDREG register when an interrupt occurs). It has the same format as the SPDREG register.

The XCFG register holds additional control and status bits, as shown in [Figure 3-5](#page-14-0).

Figure 3-5 XCFG Register

- • *GIE*—global interrupt enable bit. When set, interrupts are enabled. When clear, interrupts are disabled. For more information about interrupt processing, see [Section 3.7.](#page-18-0)
- *FWP*—flash write protect bit. When clear, writes to flash memory are ignored. For more information about programming the flash memory, see [Section](#page-43-0) [4.7.](#page-43-0)
- *RTEOS*—real-time timer oversampling enable bit. When set, oversampling is used. For more information, see [Section 5.3.](#page-50-0)
- *RTOSC_EN*—RTCLK oscillator enable bit. When clear, the RTCLK oscillator is operational. When set, the RTCLK oscillator is turned off.
- INT_EN—int instruction interrupt enable bit. When set, **int** instructions cause interrupts. When clear, **int** instructions only increment the PC, like **nop**.
- *FBUSY*—read-only flash memory busy bit. Set while fetching instructions out of flash memory or while busy processing an **iread**, **ireadi**, **iwrite**, **iwritei**, **fwrite**, **fread** or **ferase** instruction that operates on Flash, otherwise clear. For more information about programming the flash memory, see [Section 4.7.](#page-43-0)

The PCH and PCL register pair form a 16-bit program counter. The PCH register is read-only. The PCL register can be used to implement a lookup table, by moving a

variable to the w register, then executing an **add PCL,w** instruction. If w=01 when the add occurs, the instruction after the add will be skipped; if w=02, two instructions will be skipped, etc.

The IPCH and IPCL register pair specifies the return address when a **reti** instruction is executed.

The INTVECH and INTVECL register pair specifies the interrupt vector. It has a default value of 0 following reset. On a return from interrupt, an option of the **reti** instruction allows software to save the incremented value of the program counter in the INTVECH and INTVECL registers.

The IPH and IPL register pair is used as a pointer for indirect addressing. For more information about indirect addressing, see [Section 4.1.3.](#page-32-1)

The DPH and DPL register pair and the SPH and SPL register pair are used as pointer registers for indirect-withoffset addressing. For more information about indirectwith-offset addressing, see [Section 4.1.4.](#page-33-0) The SPH and SPL registers are automatically post-decremented when storing to memory with a **push** instruction, and they are automatically pre-incremented when reading from memory with a **pop** instruction.

The ADDRSEL register holds an index to one of eight 24 bit pointers used to address program memory. The current program memory/external memory 24-bit address selected by the ADDRSEL register is accessable in the ADDRX (bits 23:16), ADDRH (bits 15:8), and ADDRL (bits 7:0) registers. The upper 5-bits of the ADDRSEL register are unused. All 8 banks of 24-bits are initialized to 0x000000 upon reset.

Program memory is always read or written as 16-bit words. On reads, the data from program memory is loaded into the DATAH and DATAL register pair. On writes, the contents of the DATAH and DATAL register pair are loaded into the program memory.

3.2 Data Memory

[Figure 3-6](#page-15-2) is a map of the data memory. The specialpurpose registers and the first 128 data memory locations (between addresses 0x080 and 0x0FF) can be accessed with a direct addressing mode in which the absolute address of the operand is encoded within the instruction. The remaining 3840 bytes of data memory (between addresses 0x100 and 0xFFF) must be accessed using indirect or indirect-with-offset addressing modes. There is one 16-bit register for the indirect address pointer, and two 16-bit registers for indirect-with-offset address pointers. The offset is a 7-bit value encoded within the instruction. For more information about the addressing modes, see [Section 4.1](#page-31-1).

Figure 3-6 Data Memory Map

3.3 Program Memory

[Figure 3-7](#page-15-3) is a map of the program memory. A program memory address in the INTVECH/INVECL, IPCH/IPCL, or PCH/PCL registers or on the hardware stack is a word address. *However, the GNU software tools require byte addresses when referring to locations in program memory.* An address loaded in the ADDRX/ADDRH/ADDL register is a byte address.

Figure 3-7 Program Memory Map

The program memory is organized as 8K-word pages (16K bytes). Single-instruction jumps and subroutine calls are restricted to be within the same page. Longer jumps and calls require using a **page** instruction to load the upper address bits into the PA2:0 bits of the STATUS register. The **page** instruction must immediately precede the jump or call instruction. The PA2:0 bits should not be modified by writing directly to the STATUS register, because this may cause a mismatch between the PA2:0 bits in the STATUS register and the current program counter (see [Section 3.3.2](#page-16-1)). For more information about the flash program memory, see [Section 4.7](#page-43-0) and [Section](#page-84-0) [7.0.2](#page-84-0).

External memory is not shown in [Figure 3-7](#page-15-3) because the CPU cannot execute instructions directly out of external memory. For more information about external memory, see [Section 5.11.](#page-77-0)

3.3.1 Loading the Program RAM

Software loads the program RAM from program flash memory using the **iread**/**ireadi** and **iwrite**/**iwritei** instructions. The **iread** instruction reads the 16-bit word specified by the address held in the ADDRX/ADDRH/ADDRL register. This word can be in program flash memory, program RAM, or external memory. When the **iread** instruction is executed, bits 15:8 of the word are loaded into the DATAH register, and bits 7:0 are loaded into the DATAL register. The address is a word-aligned byte address (i.e. an address that is zero in its LSB). The **ireadi** instruction is identical to the **iread** instruction, except that it also increments the address by 2.

The **iwrite** instruction writes the 16-bit word held in the DATAH/DATAL registers to the program RAM location specified by the address held in the ADDRX/ADDRH/ADDRL register. The **iwritei** instruction is identical, except that it also increments the address by 2. For more information about the **iread**/**ireadi** and **iwrite**/**iwritei** instructions, see [Section 4.7.](#page-43-0)

3.3.2 Program Counter

The program counter holds the 16-bit address of the instruction to be executed. The lower eight bits of the program counter are held in the PCL register, and the upper eight bits are held in the PCH register. A write to the PCL register will cause a jump to the 16-bit address specified by the PCH and PCL registers. If the PCL register is written as the destination of an **add** or **addc** instruction and carry occurs, the PCH register is automatically incremented. (This may cause a mismatch between the PA2:0 bits in the STATUS register and the current program counter, therefore it is strongly recommended that direct modification of the PCL register is only used for jumps within a page.) The PCH register is read-only.

The PA2:0 bits in the STATUS register are not used for address generation, except when a jump or subroutine call instruction is executed. However, when an interrupt is taken, the PA2:0 bits are automatically updated with the upper three bits of the interrupt vector (INTVECH/L). These bits are restored from the STATUS shadow register when the interrupt service routine returns (i.e. executes a **reti** instruction).

3.4 Low Power Support

Software can change the execution speed of the CPU to reduce power consumption. A mechanism is also provided for automatically changing the speed on entry and return from the interrupt service routine. The **speed** instruction specifies power-saving modes that include a clock divisor between 1 and 128. This divisor only affects the clock to the CPU core, not the timers, SERDES, external memory or ADC (see [Figure 3-16\)](#page-25-1). The **speed** instruction also specifies the clock source (OSC clock, RTCLK oscillator, or PLL clock multiplier) and whether to disable the OSC clock oscillator or the PLL.

For maximum power savings when running from the OSC clock, disable the RTCLK oscillator (RTOSC_EN bit in the XCFG register), disable the watchdog timer (WDTE bit in the FUSE1 register), disable the A/D converter (ADCGO bit in the ADCCFG register, disable the analog comparator (CMPEN bit in the CMPCFG register) and check that no flash operation is in progress (FBUSY bit in the XCFG register) before executing a **speed #\$FF** instruction.

To summarize settings for lowest power:

- XCFG bit $4 = 1$
- $FUSE1$ bit $3 = 0$
- CMPCFG bit $7 = 0$
- ADCCFG bit $3 = 0$
- XCFG bit $0 = 0$

Note: Before executing the **speed** instruction or executing an interrupt (an interrupt will cause INTSPD to be copied to SPDREG), insure that the FCFG register has appropriate settings for the new clock frequency.

The SPDREG register (see [Figure 3-4\)](#page-13-1) holds the current settings for the clock divisor, clock source, and disable bits. These settings can be explicitly changed by executing a **speed** instruction, and they change automatically on interrupts. The SPDREG register is readonly, and its contents may only be changed by executing a **speed** instruction, taking an interrupt, or returning from an interrupt. Two consecutive **speed** instructions are not allowed. The INTSPD register specifies the settings used during execution of the interrupt service routine. The INTSPD register is both readable and writeable.

On return from interrupts, the **reti** instruction includes a bit that specifies whether the pre-interrupt speed is restored or the current speed is maintained (see [Table 3-](#page-21-3) [5\)](#page-21-3).

The actual speed of the CPU is indicated by the SPDREG register unless the specified speed is faster than the flash access time and the program is executing out of flash. When program execution moves from program RAM to program flash memory, the new clock divisor will be the greater (slower) of the clock divisor indicated by the SPDREG register and the clock divisor required to avoid violating the flash memory access time. The SPDREG register does not indicate if the flash clock divisor is being used. The speed indicated by the SPDREG will be overridden only if the speed is too fast for the flash memory.

The FCFG register holds bits that specify the minimum number of system clock cycles for each flash memory cycle (see [Section 4.7.1](#page-45-0)).

3.4.1 Clock Stop Mode (SLEEP)

When a **speed** instruction occurs, it is possible for the CPU clock source to be disabled. The clock to the CPU core may be disabled while the system clock is left running, or the system clock may be disabled which also disables the CPU core clock. See SPDREG, [Section](#page-96-0) [7.1.18.](#page-96-0)

3.5 Speed Change

The **speed** instruction executes using the current clock divisor. The new clock divisor takes effect with the following instruction, as shown in the following code example.

The automatic speed changes require a certain amount of delay to take effect (see [Figure 3-4](#page-13-1) and [Figure 3-16](#page-25-1)):

- *Changing the Clock Divisor*—there is no delay when the clock divisor is changed (the instruction after the speed instruction is executed at the new speed).
- *Changing the Core Clock*—the delay is up to one cycle of the slower clock. For example, changing between 4 MHz and 120 MHz could require up to 0.5 microseconds.
- *Turning on the OSC Clock Oscillator (clearing the OSC bit in the SPDREG register)*—the system clock suspend time is specified in the WUDX2:0 bits in the FUSE0 register (see [Section 3.10.1](#page-28-0)).
- *Turning on the PLL Clock Multiplier (clearing the PLL bit in the SPDREG register)*—the system clock suspend time is specified in the WUDP2:0 bits in the FUSE0 register.

If both the OSC oscillator and PLL are re-enabled simultaneously, the delay is controlled by only the WUDX2:0 bits. Bits in the FUSE0 register are flash memory cells which cannot be changed dynamically during program execution.

3.6 Instruction Timing

All instructions that perform branches take 3 cycles to complete, consisting of 1 cycle to execute and 2 cycles to load the pipeline.

Instruction	Execution Time	Pipeline Load Time
jmp		
call		
ret		
reti		

Table 3-3 Branch Timing

In the case of an automatic speed change, the execution time will be with respect to the original speed and the pipeline load time will be with respect to the new speed.

Conditional branching is implemented in the IP2022 by using conditional skip instructions to branch over an unconditional jump instruction. To support conditional branching to other pages, the conditional skip instructions will skip over two instructions if the first instruction is a **page** instruction. The **loadh** and **loadl** instructions also cause an additional instruction to be skipped. When any of these conditions occur, it is called an *extended skip instruction*.

Skip instructions take 1 cycle if they do not skip, or 2 cycles if they skip over one instruction. An extended skip instruction may skip over more than one **loadh**, **loadl**, or **page** instruction, however this operation is interruptible and does not affect interrupt latency.

The **iread** and **iwrite** instructions take 4 cycles. The multiply instructions take 1 cycle.

3.7 Interrupt Support

There are three types of interrupt sources:

- *On-Chip Peripherals*–the serializer/deserializer units, real-time timer, timer 0, timer 1, and timer 2 are capable of generating interrupts. The Parallel Slave Peripheral does not generate interrupts on its own; it requires programming one of the Port B external interrupt inputs to generate interrupts on its behalf.
- *External Interrupts*–the eight pins on Port B can be programmed to generate interrupts on either rising or falling edges (see [Section 5.1.1](#page-46-2)).
- *int Instruction*–the **int** instruction can be executed by software to generate an interrupt. The INT_EN bit can be considered as the interrupt flag for the int instruction, if the ISR checks for interrupt source. The INT_EN bit in the XCFG register must be set to enable the **int** instruction to trigger an interrupt. Because the **reti** instruction returns to the **int** instruction, the INT_EN bit must be cleared in the interrupt service routine (ISR) before returning.

[Figure 3-8](#page-18-2) shows the system interrupt logic. Each interrupt source has an interrupt enable bit. To be capable of generating an interrupt, the interrupt enable bit and the global interrupt enable (GIE) bit must be set.

Figure 3-8 System Interrupt Logic

3.7.1 Interrupt Processing

There is one interrupt vector held in the INTVECH and INTVECL registers, which is reprogrammable by software. When an interrupt is taken, the current PC is saved in the IPCH and IPCL registers. On return from

interrupt (i.e. execution of the **reti** instruction), the PC is restored from the IPCH and IPCL registers. Optionally, the **reti** instruction may also copy the incremented PC to the INTVECH and INTVECL registers before returning. This has the effect of loading the INTVECH and INTVECL registers with the address of the next instruction following

the **reti** instruction. This option can be used to directly implement a state machine, such as a simple round-robin scheduling mechanism for a series of interrupt service routines (ISRs) in consecutive memory locations.

If multiple sources of interrupts have been enabled, the ISR must check the interrupt flags of each source to determine the cause of the interrupt. The ISR must clear the interrupt flag for the source of the interrupt to prevent retriggering of the interrupt on completion of the ISR (i.e. execution of the **reti** instruction). Because the interrupt logic adds a 2-cycle delay between clearing an interrupt flag and deasserting the interrupt request to the CPU, the flag must be cleared at least 2 cycles before the **reti** instruction is taken.

When an interrupt is taken, the registers shown in [Figure](#page-19-0) [3-9](#page-19-0) are copied to a shadow register set. Each shadow register is actually a 2-level push-down stack, so one level of interrupt nesting is supported in hardware. The interrupt processing mechanism is completely independent of the 16-level call/return stack used for subroutines.

The contents of the DATAH and DATAL registers are pushed to their shadow registers 4 cycles after the interrupt occurs, to protect the result of any pending **iread** instruction. Therefore, software should not access the DATAH or DATAL registers during the first instruction of an ISR.

Figure 3-9 Interrupt Processing (On Entry to the ISR)

Note: On entry to the ISR the W, MULH, IPH/IPL, DPH/DPL, SPH/SPL, ADDRSEL and DATAH/DATAL register values don't change from their mainline code values.

On return from the ISR, these registers are restored from the shadow registers, as shown in [Figure 3-10.](#page-20-0)

Figure 3-10 Interrupt Return Processing (upon execution of reti)

3.7.2 Global Interrupt Enable Bit

The GIE bit serves two purposes:

- Preventing an interrupt in a critical section of mainline code
- Supporting nested interrupts

The GIE bit is automatically cleared when an interrupt occurs, to disable interrupts while the ISR is executing. The GIE bit is automatically set by the **reti** instruction to re-enable interrupts when the ISR returns.

To re-enable interrupts during ISR execution, the ISR code must first clear the source of the first interrupt. It may also be desirable to disable specific interrupts before setting the GIE bit to provide interrupt prioritization. Even with GIE deasserted, interrupt triggers are still captured but an interrupt won't be triggered until GIE is re-enabled. Caution must be taken not to exceed the interrupt shadow register stack depth of 2.

Clearing the GIE bit in the ISR cannot be used to globally disable interrupts so that they remain disabled when the ISR returns, because the **reti** instruction automatically sets the GIE bit. To disable interrupts in the ISR so that they remain disabled after the ISR returns, the individual interrupt enable bits for each source of interrupts must be cleared.

3.7.3 Interrupt Latency

The interrupt latency is the time from the interrupt event occurring to first ISR instruction being latched from the decode to the execute stage (see [Section 4.3](#page-36-0)). If the interrupt comes from a Port B input and the SYNC bit in the FUSE1 register is 0, an additional two core clock cycles of synchronization delay are added to the interrupt latency.

The **ireadi** or **iwritei** instructions are blocking (i.e. prevent other instructions from being executed) for 4 core clock cycles. The **iread** or **iwrite** instructions are blocking for 4 core clock cycles while operating on program RAM, and non-blocking (single cycle) while operating on external memory.

When an interrupt event is triggered, the CPU speed is changed to the speed specified by the INTSPD register (the SPDREG register is copied to a shadow register, then loaded with the value from the INTSPD register).

If INTSPD is set the same as SPDREG when an interrupt occurs, then the interrupt latency is 3 core clock cycles for synchronous interrupts. If not, then the interrupt latency is 3 core clock cycles, plus the speed change (delay described in [Section 3.5\)](#page-17-1).

3.7.4 Return From Interrupt

The **reti** instruction word includes three bits which control its operation, as shown in [Table 3-5.](#page-21-3) The three bits are specified from assembly language in a literal (e.g. **reti #0x7** to specify all bits as 1).

Updating the interrupt vector allows the programmer to implement a sequential state machine. The next interrupt will resume the code directly after the previous **reti** instruction.

The **reti** instruction takes 1 cycle to execute, and there is a further delay of 2 cycles at the mainline code speed to load the pipeline before the mainline code is resumed.

Note: If RETI can return to Flash program memory, insure that all Flash reads or writes are complete (XCFG bit $0 =$ 0) before RETI is executed.

3.7.5 Disabled Interrupt Resources

If a peripheral is disabled and its interrupt flag is cleared, the peripheral does not have the ability to set an interrupt flag. The interrupt flag, however, is still a valid source of interrupt (If software sets an interrupt flag, the corresponding interrupt enable bit is set, and the GIE bit is set, then the CPU will be interrupted whether or not the peripheral is enabled or disabled).

If a peripheral is disabled inside the ISR, then its interrupt flag must be cleared to prevent an undesired interrupt from being taken when the ISR completes or when GIE is enabled (enabling nested interrupts - see [Section 3.7.2\)](#page-21-0).

3.7.6 Wakeup

Recovery from SLEEP mode to normal execution is possible from these sources:

- External interrupts (i.e. Port B interrupts)
- Real-time timer interrupts
- Watchdog timer overflow reset
- Brown-out voltage reset
- RST external reset

The first two sources listed do not reset the chip, so register and CPU states are maintained. The last three sources reset the chip, so software must perform all of its reset initialization tasks to recover. This usually requires additional time, as compared to recovery through an interrupt. If a port B or Real Time Timer interrupt occurs during system clock stop mode, the INTSPD register will be copied to the SPDREG register, the ISR will be executed, then mainline code will resume execution at the instruction after the **speed** command that caused the clock to stop.

3.8 Reset

There are five sources of reset:

- Power-On Reset (POR)
- Brown-Out Reset (BOR)
- Watchdog Reset
- External Reset (from the RST pin)
- Target Reset (from the debugging interface)

Each of these reset conditions causes the program counter to branch to the reset vector at the top of the program memory (word address 0xFFF0 or byte address 0x1FFE0).

The IP2022 incorporates a Power-On Reset (POR) detector that generates an internal reset as DVdd rises during power-up. [Figure 3-11](#page-22-3) is a block diagram of the reset logic. The startup timer controls the reset time-out delay. The reset latch controls the internal reset signal. On power-up, the reset latch is set (CPU held in reset), and the startup timer starts counting once it detects a valid logic high signal on the RST pin. Once the startup timer reaches the end of the timeout period, the reset latch is cleared, releasing the CPU from reset.

Figure 3-11 On-Chip Reset Circuit Block Diagram

The PSPCFG (address 0x06E) register contains two bits to indicate possible sources of the reset, WD and BO. The WD bit is cleared on reset unless the reset was caused by the watchdog timer, in which case the WD bit is set. The BO bit is cleared on reset unless the reset was caused by the brown-out logic, in which case, the BO bit is set.

[Figure 3-12](#page-23-0) shows a power-up sequence in which RST is not tied to the DVDD pin and the DVDD signal is allowed to rise and stabilize before RST pin is brought high. The device will actually come out of reset after the startup stabilization period (Tstartup) from RST going high. The WUDP2:0 bits of the FUSE0 register specify the length of the stabilization period.

The brown-out circuitry resets the chip when device power (AVdd) dips below its minimum allowed value, but not to zero, and then recovers to the normal value.

[Figure 3-13](#page-23-1) shows the on-chip Power-On Reset sequence in which the RST and DVDD pins are tied together. The DVDD signal is stable before the startup timer expires. In this case, the CPU receives a reliable reset.

However, [Figure 3-14](#page-23-2) depicts a situation in which DVDD rises too slowly. In this scenario, the startup timer will time out prior to DVDD reaching a valid operating voltage level (DVDD min). This means the CPU will come out of reset and start operating with the supply voltage below the level required for reliable performance. In this situation, an external RC circuit is recommended for driving RST. The RC delay should exceed five times the time period required for DVDD to reach a valid operating voltage.

Figure 3-14 DVdd Rise Time Exceeds Tstartup

[Figure 3-15](#page-23-3) shows the recommended external reset circuit. The external reset circuit is required only if the DVDD rise time has the possibility of being too slow.

Figure 3-15 External Reset Circuit

The diode D discharges the capacitor when DVDD is powered down.

R1 = 100 Ω to 1K Ω will limit any current flowing into RST from external capacitor C1. This protects the RST pin from breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

R2 < 40K Ω is recommended to make sure that voltage drop across R2 leaves the RST pin above a Vih level.

C1 should be chosen so that $R2 \times C1$ exceeds five times the time period required for DVDD to reach a valid operating voltage.

3.8.1 Brown-Out Detector

The on-chip brown-out detection circuitry resets the CPU when AVdd dips below the brown-out voltage level programmed in the BOR2:0 bits of the FUSE1 register. Bits in the FUSE1 register are flash memory cells which cannot be changed dynamically during program execution.

The device is held in reset as long as AVdd stays below the brown-out voltage. The CPU will come out of reset when AVdd rises 250mV above the brown-out voltage (the CPU may never come out of brownout reset, even after AVdd returns to acceptable level, if the brownout setting is too high). Therefore, the 2.10V setting is recommended. The brown-out level can be programmed using the BOR2:0 bits in the FUSE register, as shown in [Table 3-6](#page-24-3).

BOR2:0	Voltage \pm 0.1V
000	2.30V
001	2.25V
010	2.20V
011	2.15V
100	2.10V
101	Reserved
110	Reserved
111	Disabled

Table 3-6 Brown-Out Voltage Levels

3.8.2 Reset and Interrupt Vectors

After reset, the PC is loaded with 0xFFF0, which is near the top of the program memory space. Typical activities for the reset initialization code include:

- Setting up the FCFG register with appropriate values for flash timing compensation.
- Issuing a **speed** instruction to initialize the CPU core clock speed.
- Checking for the cause of reset (brown-out voltage, watchdog timer overflow, or other cause). In some applications, a "warm" reset allows some data initialization procedures to be skipped.
- Copying speed-critical sections of code from flash memory to program RAM.
- Setting up data memory structures (stacks, tables, etc.).
- Initializing peripherals for operation (timers, etc.).

• Initializing the dynamic interrupt vector and enabling interrupts.

Because the default interrupt vector location is 0, which is in program RAM, interrupts should not be enabled until the ISR is loaded in shadow RAM or the dynamic interrupt vector is loaded with the address of an ISR in flash memory. There is a single dynamic interrupt vector shared by all interrupts. The interrupt vector can be changed by loading the INTVECH and INTVECL registers, or by issuing a **reti** instruction with an option specifying that the interrupt vector should be updated with the current PC value.

3.8.3 Register States Following Reset

The effect of different reset sources on a register depends on the register and the type of reset operation. Some registers are initialized to specific values, some are left unchanged, and some are undefined.

A register that starts with an unknown value should be initialized by the software to a known value if it is going to be used (no need to initialize unused data memory). Do not simply test the initial state and rely on it starting in that state consistently. See [Table 7-1](#page-80-1) for more detailed information.

3.9 Clock Oscillator

There are two clock oscillators, the OSC oscillator and the RTCLK oscillator. The OSC oscillator is capable of operating at 3MHz to 5MHz using an external crystal or ceramic resonator. Using the PLL clock multiplier, the OSC clock is intended to provide the time base for running the CPU core at speeds up to 120MHz. The RTCLK oscillator operates at 32.768kHz using an external crystal. This oscillator is intended for running the real-time timer when the OSC oscillator and PLL clock multiplier are turned off. Either clock source can be driven by an external clock signal, up to 120MHz for the OSC1 input and up to 120MHz for the RTCLK1 input.

[Figure 3-16](#page-25-1) shows the clock logic. The PLL clock multiplier has a fixed multiplication factor of 50. The PLL is preceded by a divider capable of any integer divisor between 1 and 8, as controlled by the PIN2:0 bits of the FUSE0 register. The PLL is followed by a second divider capable of any integer divisor between 1 and 4, as controlled by the POUT1:0 bits of the FUSE0 register. A third divider which only affects the clock to the CPU core is controlled by the speed change mechanism described in [Section 3.4.](#page-16-2) If both the OSC oscillator and PLL are reenabled simultaneously, the delay is controlled by only the FUSE0 WUDP2:0 bits. The system clock suspend time during wakeup from clock stop mode (SLEEP), when INTSPD is loaded into SPDREG from Port B interrupt or RTTMR interrupt is specified by the FUSE0 WUDX2:0 bits. See [Section 3.10.1](#page-28-0) for a description of the FUSE0 WUDX2:0 and WUDP2:0 bits.

Note: Bits in the FUSE0 register are flash memory cells which cannot be changed dynamically during program execution.

Figure 3-16 Clock Logic

3.9.1 External Connections

[Figure 3-17](#page-26-1) shows the connections for driving the OSC or RTCLK clock sources with an external signal. To drive the OSC clock source, the external clock signal is driven on the OSC1 pin and the OSC2 pin is left open. The external clock signal driven on the OSC1 pin may be any frequency up to 120MHz. To drive the RTCLK clock source, the external clock signal is driven on the RTCLK1 input and the RTCLK2 output is left open. The external clock signal driven on the RTCLK1 pin may be any frequency up to 120MHz.

Figure 3-17 External Clock Input

[Figure 3-18](#page-26-2) shows the connections for attaching an external crystal to the OSC or RTCLK oscillator. For the OSC oscillator, a crystal between 3MHz and 5MHz is connected across the OSC1 and OSC2 pins. For the RTCLK oscillator, a 32.768kHz crystal is connected across the RTCLK1 and RTCLK2 pins. No external capacitors are required.

For proper operation of the crystal or resonator, the total printed circuit board trace length for the OSC1 and OSC2 (or RTCLK1 and RTCLK2) signals must be kept to less than 1 inch (2.5 cm) each, and the capacitive loading must be kept to less than 3 picofarads. Routing should be direct and no vias should be used, with no signals under, over or next to the OSC1 and OSC2 (or RTCLK1 and RTCLK2) traces. No jumpers should be used.

515-025a.eps

Figure 3-18 Crystal Connection

[Figure 3-19](#page-26-3) shows the connections for attaching an external ceramic resonator to the OSC oscillator. The frequency of the resonator must be between 3MHz and 5MHz. The value of the external capacitors C1 and C2 is 5 pF. The RTCLK oscillator may not be used with an external ceramic resonator.

Figure 3-19 Ceramic Resonator Connection

3.10 Configuration Block

The configuration block is a set of flash memory registers outside of both program memory and data memory. These registers are not readable or writeable at run time.

The FUSE0, FUSE1 registers hold settings that must be specified by system designers. The other configuration block registers are used by software tools. [Table 3-7](#page-27-1) lists the configuration block registers.

Word Address	Words	Name	Description	
0x00010000		FUSE0	FUSE0 register	
0x00010001	1	FUSE ₁	FUSE1 register	
0x00010002 to 0x00010003	2		Reserved	
0x00010004	1	TRIMO	TRIMO register, factory programmed to FBFE	
0x00010005 to 0x0001001D	9		Reserved	
0x0001001E- 0x0001001F	2	FREQ	OSC1 input frequency during device pro- gramming - used by tools only	
0x00010020 to 0x00010027	8	VCOMPANY	Company name	
0x00010028 to 0x0001002F	8	VPRODUCT	Product name	
0x00010030 to 0x00010031	2	VVERSION	Software version	
0x00010032 to 0x00010033	2	VSOFTDATE	Software date	
0x00010034 to 0x00010035	2	VPROGDATE	Programming date	
0x00010036 to 0x0001003F	10	۰	Reserved	

Table 3-7 Configuration Block

111 = 1146.95 ms (16385 cycles)

3.10.2 FUSE1 Register

3.10.3 TRIM0 Register (factory programmed to \$FBFE)

VCOT3:0 PLL VCO frequency trim bits

4.0 Instruction Set Architecture

The IP2022 implements a powerful load-store RISC architecture with a rich set of arithmetic and logical operations, including signed and unsigned 8-bit \times 8-bit integer multiply with a 16-bit product.

The CPU operates on data held in 128 special-purpose registers, 128 global registers, and 3840 bytes of data memory. The special-purpose registers are dedicated to control and status functions for the CPU and peripherals. The global registers and data memory may be used for any functions required by software, the only distinction among them being that the 128 global registers (addresses 0x080 to 0x0FF) can be accessed using a direct addressing mode. The remaining 3840 bytes of data memory (between addresses 0x100 and 0xFFF) must be accessed using indirect or indirect-with-offset addressing modes. The IPH/IPL register is the pointer for the indirect addressing mode, and the DPH/DPL and SPH/SPL registers are the pointers for the indirect-withoffset addressing modes.

4.1 Addressing Modes

A 9-bit field within the instruction, called the "fr" field, specifies the addressing mode and the address (in the case of direct addressing) or the address offset (in the case of indirect-with-offset addressing), as shown in [Table](#page-31-2) [4-1](#page-31-2)

4.1.1 Pointer Registers

When an addition or increment instruction (i.e. **add**, **inc**, **incsz**, or **incsnz**) on the low byte of a pointer register (i.e. IPL, DPL, SPL, or ADDRL) generates a carry, the high part of the register is incremented. For example, if the IP register holds 0x00FF and an **inc ipl** instruction is executed, the register will hold 0x0100 after the instruction. When a subtraction or decrement instruction (i.e. **sub**, **subc**, **dec**, **decsz**, or **decsnz**) generates a borrow, the high part of the register is decremented.

Note: Because carry and borrow are automatically handled, the **addc** and **subc** instructions are not needed for arithmetic operations on pointer registers..

"fr" Field	Mode	Syntax	Effective Address (EA)	Restrictions
0 0000 0000	Indirect	mov w, (ip) mov (ip) , w	IPH IPL	$0x020 \le EA \le 0xFFF$
0 0nnn nnnn	Direct, special- purpose registers	mov w, fr mov fr, w	nnnnnn	$0x002 \le EA \le 0x07F$
0 1nnn nnnn	Direct, global registers	mov w, fr mov fr, w	$0x080 + nnnnnnn$	$0x080 \le EA \le 0x0FF$
1 0nnn nnnn	Indirect with offset, data pointer	mov w, offset (dp) mov offset(dp), w	$DPH DPL + nnnnnnn$	$0x000 <$ nnnnnn < $0x07F$ $0x020 \le EA \le 0xFFF$
1 1nnn nnnn	Indirect with offset, stack pointer	mov w, offset (sp) mov offset(sp), w	$SPH \parallel SPL + nnnnnnn$	$0x000 <$ nnnnnn $0 <$ 0x07F $0x020 < EA>E A < 0x$ FFF

Table 4-1 Addressing Mode Summary

4.1.2 Direct Addressing Mode

[Figure 4-1](#page-32-2) shows the direct addressing mode used to reference the special-purpose registers. Seven bits from the "fr" field allow addressing up to 128 special-purpose registers. (Not all 128 locations in this space are implemented in the IP2022; several locations are reserved for future expansion.)

Figure 4-1 Direct Mode, Special-Purpose Registers

The following code example uses direct mode.

mov w,0x0012 ;load W with the contents of ;the memory location at 0x0012 ;(the DATAL register)

[Figure 4-2](#page-32-3) shows the direct addressing mode used to reference the global registers. This mode is distinguished from the mode used to access the special-purpose registers with bit 7 of the "fr" field. Because these registers have this additional addressing mode not available for the other data memory locations, they are especially useful for holding global variables and frequently accessed data.

Figure 4-2 Direct Mode, Global Registers

Note: Addresses from 0x000 to 0x01F can only be accessed with Direct mode.

4.1.3 Indirect Addressing Mode

The indirect addressing mode is used when all of the bits in the "fr" field are clear. The location of the operand is specified by a 12-bit pointer in the IPH and IPL registers. The upper four bits of the IPH register are not used. [Figure](#page-32-4) [4-3](#page-32-4) shows indirect mode.

Figure 4-3 Indirect Mode

The following code example uses indirect mode.

4.1.4 Indirect-with-Offset Addressing Mode

The indirect-with-offset addressing mode is used when bit 8 of the "fr" field is set. The location of the operand is specified by a 7-bit unsigned immediate from the "fr" field added to a 12-bit base address in a pointer register.

When bit 7 of the "fr" field is clear, the DPH/DPL register is selected as the pointer register. This register is accessed using the **loadh** and **loadl** instructions, which load its high and low bytes, respectively. The upper four bits of the DPH register are not used. [Figure 4-4](#page-33-1) shows indirect-with-offset addressing using the DPH/DPL register as the pointer register.

Figure 4-4 Indirect-with-Offset Mode, Data Pointer

The following code example uses indirect-with-offset addressing mode.

When bit 7 of the "fr" field is set, the SPH/SPL register is selected as the pointer register. The upper four bits of the SPH register are not used. [Figure 4-5](#page-33-2) shows indirect-withoffset mode using the SPH/SPL register. In addition to this indirect-with-offset addressing mode, there are also **push** and **pop** instructions which automatically increment and decrement the SPH/SPL register while performing a data transfer between the top of stack and a data memory location specified by the "fr" field. Stacks grow down from higher addresses to lower addresses. This stack addressing mechanism is completely independent from the hardware stack used for subroutine call and return.

When a **pop** instruction is used with the indirect-withoffset addressing mode, the address calculation for the "fr" operand is made using the value in the SPH/SPL register *before* the automatic increment, even though the stack operand itself is addressed using the value *after* the automatic increment.

Figure 4-5 Indirect-with-Offset Mode, Stack Pointer

4.2 Instruction Set

The instruction set consists entirely of single-word (16-bit) instructions, most of which can be executed at a rate of one instruction per clock cycle, for a throughput of up to 120 MIPS when executing out of program RAM.

Assemblers may implement additional instruction mnemonics for the convenience of programmers, such as a long jump instruction which compiles to multiple IP2022 instructions for handling the page structure of program memory. Refer to the assembler documentation for more
information about any instruction mnemonics information about any instruction mnemonics implemented in the assembler.

4.2.1 Instruction Formats

There are five instruction formats:

- Two-operand arithmetic and logical instructions
- Immediate-operand arithmetic and logical instructions
- Jumps and subroutine calls
- **Bit operations**
- Miscellaneous instructions

[Figure 4-6](#page-34-3) shows the two-operand instruction format. The two-operand instructions perform an arithmetic or logical operation between the W register and a data memory location specified by the "fr" field. The D bit indicates the destination operand. When the D bit is clear, the destination operand is the W register. When the D bit is set, the destination operand is specified by the "fr" field.

There are some exceptions to this behavior. The multiply instructions always load the 16-bit product into the MULH and W registers. The MULH register receives the upper 8 bits, and the W register receives the lower 8 bits.

Traditionally single-operand instructions, such as increment, are available in two forms distinguished by the D bit. When the D bit is clear, the source operand is specified by the "fr" field and the destination operand is the W register. When the D bit is set, the data memory location specified by the "fr" field is both the source and destination operand.

Also, there are a few cases of unrelated instructions, such as **clr** and **cmp**, which are distinguished by the D bit.

Figure 4-6 Two-Operand Instruction Format

[Figure 4-7](#page-34-4) shows the immediate operand instruction format. In this format, an 8-bit literal value is encoded in

www.ubicom.com 35

the instruction field. Usually the W register is the destination operand, however this format also includes instructions that use the top of the stack or a specialpurpose register as the destination operand.

Figure 4-7 Immediate-Operand Instruction Format

[Figure 4-8](#page-34-5) shows the format of the jump and subroutine call instructions. 13 bits of the entry point address are encoded in the instruction. The remaining three bits come from the PA2:0 bits of the STATUS register.

Figure 4-8 Jump and Call Instruction Format

[Figure 4-9](#page-34-6) shows the format of the instructions that clear, set, and test individual bits within registers. The register is specified by the "fr" field, and a 3-bit field in the instruction selects one of the eight bits in the register.

Figure 4-9 Bit Operation Instruction Format

[Figure 4-10](#page-34-7) shows the format of the remaining instructions.

Figure 4-10 Miscellaneous Instruction Format

4.2.2 Instruction Types

The instructions are grouped into the following functional categories:

- Logical instructions
- Arithmetic and shift instructions
- Bit operation instructions
- Data movement instructions
- Program control instructions
- System control instructions

Logical Instructions

Each logic instruction performs a standard logical operation (AND, OR, exclusive OR, or logical complement) on the respective bits of the 8-bit operands. The result of the logic operation is written to W or to the data memory location specified by the "fr" field.

All of these instructions take one clock cycle for execution.

Arithmetic and Shift Instructions

Each arithmetic or shift instruction performs an operation such as add, subtract, add with carry, subtract with carry, rotate left or right through carry, increment, decrement, clear to zero, or swap high/low nibbles. The compare (**cmp**) instruction performs the same operation as subtract, but it only updates the C, DC, and Z flags of the STATUS register: the result of the subtraction is discarded.

There are instructions available (**incsz**, **decsz**) that increment or decrement a register and simultaneously test the result. If the 8-bit result is zero, the next instruction in the program is skipped. These instructions can be used to make program loops. There are also compare-and-skip instructions (**cse**, **csne**) which perform the same operation as subtract, but perform a conditional skip without affecting either operand or the condition flags in the STATUS register.

All of the arithmetic and shift instructions take one clock cycle for execution, except in the case of the test-and-skip instructions when the tested condition is true and a skip occurs, in which case the instruction takes at least two cycles. If a skip instruction is immediately followed by a **loadh**, **loadl**, or **page** instruction (and the tested condition is true) then two instructions are skipped and the operation consumes three cycles. This is useful for skipping over a conditional branch to another page, in which a **page** instruction precedes a **jmp** instruction. If several **page** or **loadh**/**loadl** instructions immediately follow a skip instruction, then they are all skipped plus the next instruction and a cycle is consumed for each. These "extended skip instructions" are interruptible, so they do not affect interrupt latency.

Bit Operation Instructions

There are four bit operation instructions:

- setb-sets a single bit in a data register without affecting other bits
- **clrb**—clears a single bit in a data register without affecting other bits
- **sb**—tests a single bit in a data register and skips the next instruction if the bit is set
- **snb**—tests a single bit in a data register and skips the next instruction if the bit is clear

All of the bit operation instructions take one clock cycle for execution, except for test-and-skip instructions when the tested condition is true and a skip occurs.

Data Movement Instructions

A data movement instruction moves a byte of data from a data memory location to either the W register or the top of stack, or it moves the byte from either the W register or the top of stack to a data memory location. The location is specified by the "fr" field. The SPH/SPL register pair points to the top of stack. This stack is independent of the hardware stack used for subroutine call and return.

Program Control Instructions

A program control instruction alters the flow of the program by changing the contents of the program counter. Included in this category are the jump, call, return-fromsubroutine, and interrupt instructions.

The **jmp** instruction has a single operand that specifies the entry point at which to continue execution. The entry point is typically specified in assembly language with a label, as in the following code example:

If the carry bit is set to 1, the **jmp** instruction is executed and program execution continues where the **do_carry** label appears in the program.

The **call** instruction works in a similar manner, except that it saves the contents of the program counter before jumping to the new address. It calls a subroutine that is terminated by a **ret** instruction, as shown in the following code example:

Returning from a subroutine restores the saved program counter contents, which causes program to resume execution with the instruction immediately following the

call instruction (a **nop** instruction, in the above example)

A program memory address contains 16 bits. The **jmp** and **call** instructions specify only the lowest thirteen bits of the jump/call address. The upper 3 bits come from the PA2:0 bits of the STATUS register. An indirect relative jump can be accomplished by adding the contents of the W register to the PCL register (i.e. an **add pcl,w** instruction).

Program control instructions such as **jmp**, **call**, and **ret** alter the normal program sequence. When one of these instructions is executed, the execution pipeline is automatically cleared of pending instructions and refilled with new instructions, starting at the new program address. Because the pipeline must be cleared, three clock cycles are required for execution, one to execute the instruction and two to reload the pipeline.

System Control Instructions

A system control instruction performs a special-purpose operation that sets the operating mode of the device or reads data from the program memory. Included in this category are the following types of instructions:

- **speed**—changes the CPU core speed (for saving power)
- **break**—enters debug mode
- **page**—writes to the PA2:0 bits in the STATUS regis t er
- **loadh**/**loadl**—loads a 16-bit pointer into the DPH and DPL registers
- **iread**—reads a word from external memory, program flash memory, or program RAM
- **ireadi**—reads a word (and auto-increments ADDR by 2) from program flash memory, or program RAM
- iwrite—writes a word to external memory or program RAM
- iwritei—writes a word (and auto-increments ADDR by 2) to program RAM
- fread—reads a word from flash program memory
- fwrite—writes a word to flash program memory
- **ferase**—erases a block of flash program memory
- **cwdt**—clears the Watchdog Timer

4.3 Instruction Pipeline

An instruction goes through a four-stage pipeline to be executed, as shown in [Figure 4-11](#page-36-0). The first instruction is fetched from the program memory on the first core clock cycle. On the second clock cycle, the first instruction is decoded and a second instruction is fetched. On the third clock cycle, the first instruction is executed, the second instruction is decoded, and a third instruction is fetched. On the fourth clock cycle, the first instruction's results are written to its destination, the second instruction is executed, the third instruction is decoded, and a fourth instruction is fetched. Once the pipeline is full, instructions are executed at the rate of one per clock cycle.

Figure 4-11 Pipeline Execution

Instructions that directly affect the contents of the program counter (such as jumps and calls) require that the pipeline be cleared and subsequently refilled. Therefore, these instructions take two additional clock cycles (the PC will be changed during the execute cycle of a jump instruction).

4.4 Subroutine Call/Return Stack

A 16-level hardware call/return stack is provided for saving the program counter on a subroutine call and restoring the program counter on subroutine return. The stack is not mapped into the data memory address space except for the top level, which is accessible as the CALLH and CALLL registers. Software can read and write these registers to implement a deeper stack, in those cases which require nesting subroutines more than 16 levels deep. This stack is completely independent of the stack used with the **push** and **pop** instructions and the SPH/SPL register pair.

Note: The CALLL and CALLH registers require special attention as modification of these values (the top of the stack) changes the return vector.

When a subroutine is called, the return address is pushed onto the subroutine stack, as shown in [Figure 4-12](#page-37-0). Specifically, each saved address in the stack is moved to the next lower level to make room for the new address to be saved. Stack 1 receives the contents of the program counter. Stack 16 is overwritten with what was in Stack 15. The contents of stack 16 are lost.

Figure 4-12 Stack Operation on Subroutine Call

When a return instruction is executed the subroutine stack is popped, as shown in [Figure 4-13](#page-37-1). Specifically, the contents of Stack 1 are copied into the program counter and the contents of each stack level are moved to the next higher level. When a value is popped off the stack, the bottom entry is initialized to 0xFFFF. For example, Stack 1 receives the contents of Stack 2, etc., until Stack 15 is overwritten with the contents of Stack 16. Stack 16 is initialized to 0xFFFF.

Figure 4-13 Stack Operation on Subroutine Return

For program bugs involving stack underflow, the instruction at byte address 0x1FFFE (word address 0xFFFF) can be used to jump to an appropriate handler. For example, system recovery may be possible by jumping to the reset vector at byte address 0x1FFE0 (word address 0xFFF0).

The options for returning from a CALL are:

- 1. RET The stack will be popped (CALLH/L will be loaded into PCH/L) and the page bits (PA2:0 in the STA-TUS register) will be loaded with the upper 3 bits of CALLH.
- 2. RETNP Same as above, but PA2:0 are not changed.
- 3. RETW #lit Same as RET, but also moves literal to W.

4.5 Key to Abbreviations and Symbols

4.6 Instruction Set Summary Tables

[Table 4-2](#page-39-0) through [Table 4-7](#page-42-0) list all of the IP2022 instructions, organized by category. For each instruction, the table shows the instruction mnemonic (as written in assembly language), a brief description of what the instruction does, the number of instruction cycles required for execution, the binary opcode, and the flags in the STATUS register affected by the instruction.

Although the number of clock cycles for execution is typically 1, for the skip instructions the exact number of cycles depends whether the skip is taken or not taken. Taking the skip adds 1 cycle. The effect of extended skip instructions (i.e. a skip followed by a **loadh**, **loadl**, or **page** instruction) is not shown.

For more detailed description, refer to the Programmer's Reference Manual.

Table 4-2 Logical Instructions

Table 4-3 Arithmetic and Shift Instructions

Assembler Syntax	Pseudocode Definition	Description	Cycles	Opcode	Flags Affected
subc w, fr	$W = fr - \overline{C} - W$	Subtract carry, W from fr into W		0100 100f ffff ffff	C, DC, Z
swap fr	$fr = fr3:0 fr7:4$	Swap high, low nibbles of fr into fr		0011 101f ffff ffff	None
swap w, fr	$W = fr3:0 fr7:4$	Swap high, low nibbles of fr into W		0011 100f ffff ffff	None
test fr	if fr = 0 then $Z = 1$ else $Z = 0$	Test fr for zero and update Z		0010 001f ffff ffff	7

Table 4-3 Arithmetic and Shift Instructions (continued)

Table 4-4 Bit Operation Instructions

Assembler Syntax	Pseudocode Definition	Description	Cycles	Opcode	Flags Affected
clrb fr, bit	fr.bit = 0	Clear bit in fr		1000 bbbf ffff ffff	None
sb fr, bit	if fr, bit $= 1$ then skip	Test bit in fr then skip if set	1 or 2 (skip)	1011 bbbf ffff ffff	None
setb fr, bit	fr, bit = 1	Set bit in fr		1001 bbbf ffff ffff	None
snb fr, bit	if fr, bit = 0 then skip	Test bit in fr then skip if clear	1 or 2 (skip)	bbbf ffff ffff 1010	None

Table 4-5 Data Movement Instructions

Table 4-6 Program Control Instructions

4.7 Self-Programming Instructions

The IP2022 has several instructions used to read and write the program RAM and the program flash memory. These instructions allow the program flash memory to be read and written through special-purpose registers in the data memory space, which allows the flash memory to be used to store both program code and data.

Because no special programming voltage is required to write to the flash memory, any application may take advantage of this feature at run-time. Typical uses include saving phone numbers and passwords, downloading new or updated software, and logging infrequent events such as errors and Watchdog Timer overflow.

The self-programming instructions are not affected by the code-protection flag (the \overline{CP} bit of the FUSE1 register), so the entire program memory is readable and writable to any software running on the IP2022.

Note: It is highly recommended to enable the brown-out reset feature if self-programming instructions are being used in user program code (see [Section 3.8.1](#page-24-0) for more information about BOR). This will avoid corruption of flash memory if a power brown-out occurs during selfprogramming.

There are seven instructions used for self-programming, as shown in [Table 4-8.](#page-44-0) Certain uses of the instructions are not valid. In these cases, the instruction is executed as though it were a **nop** instruction (i.e. the program counter is incremented, but no other registers or bits are affected).

Blocking instructions take 4 cycles to complete, and prevent other instructions from executing. Non-blocking instructions occupy the CPU pipeline for only one cycle, but they launch a multi-cycle operation which is not complete until indicated by the FBUSY bit in the XCFG register becoming clear.

Read and write operations that involve program memory use two registers. The DATAH/DATAL register is a 16-bit data buffer used for loading or unloading data in program memory. The ADDRX/ADDRH/ADDRL register holds a 24-bit byte address used to specify the low-byte of the desired word location in program memory. Like the other pointer registers (IPH/IPL, DPH/DPL, and SPH/SPL), addition to the low byte of the register that results in carry will cause the high part of the register (ADDRX/ADDRH) to be incremented. Subtraction from the low byte of the register that results in borrow will cause the high part of the register to be decremented.

Note: If ADDRX bit 7, ADDRSEL or EMCFG bit 7 is modified, it must be immediately followed by a **nop**, only if followed by a **fread**, **fwrite**, **ferase**, **iread**, **iwrite**, **ireadi** or **iwritei** instruction.

Note: If ADDRSEL is modified in the ISR, it must first be shadowed in software.

Note: ADDRL bit 0 is ignored as the A0 address bit is handled automatically in hardware.

Software should use the FBUSY bit to check that a previous flash memory operation has completed before executing another instruction that accesses flash memory, before jumping to or calling program code in flash memory, and before changing the CPU core speed. It is not necessary to check the FBUSY bit if enough cycles are allowed for the flash operation to complete. See description of FRDTS1:0, FRDTC1:0 and FWRT3:0 in [Section 7.1.5](#page-87-0) for more details. Software must not attempt to execute out of flash memory while the FBUSY bit is set, because the flash memory is unreadable during that time. Therefore, code which reads, writes, or erases flash memory, using the **fread**, **fwrite** or **ferase** instructions, must execute from program RAM. The iread and ireadi instructions are an exception to this rule, only if INTSPD \leq SPDREG, or interrupts are disabled as the CPU core speed must not change while a flash memory read, write, or erase operation is in progress. Software must wait at least four cycles after an **fread** before reading DATAH/DATAL..

Operation	Program RAM	Flash	External Memory			
Read	iread (Blocking) ireadi (Blocking)	fread (Non-Blocking) $1, 2$	iread (Non-Blocking)			
Write	iwrite (Blocking) iwritei (Blocking)	fwrite (Non-Blocking) $1, 2$	iwrite (Non-Blocking)			
Erase	N/A	ferase (Non-Blocking) $1, 2$	N/A			
1 - Must be executed out of program RAM. 2 - XCFG bit 6 (FWP) needs to be set for these instructions to work. If FWP is cleared, these instructions will behave as a NOP.						

Table 4-8 Instructions Used for Self-Programming

Unlike RAM, flash memory requires an explicit erase operation before being written. The **ferase** instruction is used to erase a 512-byte (256-word) block of flash memory (it brings all bits to 1, see [Table 4-9](#page-44-1)). After the block has been erased, individual words can be written with the **fwrite** instruction (**fwrite** will not change a 0 to 1). For example, an **ferase** instruction executed on any byte address from 0x10000 to 0x100FE erases the whole block spanning those addresses. The selfprogramming instructions have no access to the flash memory bits in the configuration block.

Table 4-9 ferase Addresses (ADDRX=01)

ADDRH (ADDRL=XX)	Flash Byte Addresses		
0x00	0x10000 - 0x101FE		
0x02	0x10200 - 0x102FE		
.	.		
0xFE	$0x1FE00 - 0x1FFFE$		

Rules/Troubleshooting for **fread**/**fwrite**/**ferase**:

- 1. Must be executing out of program RAM, with ADDRX $= 01.$
- 2. FCFG register must be correctly configured.
- 3. Wait at least 4 cycles after **fread** before reading DA-TAH/L.
- 4. No speed commands while **fread**, **fwrite** or **ferase** are busy (while XCFG bit $0 = 1$).
- 5. Do not jump to flash memory while executing **fread**/**fwrite**/**ferase**. If INTVEC is in flash, ensure interrupts are disabled.
- 6. **fwrite** will not change a 0 to a 1 (use ferase first).

- 7. XCFG bit $0 = 0$ before execution.
- 8. XCFG bit $6 = 1$
- 9. Make sure interrupts are disabled or that the INTSPD value matches the SPDREG value.
- 10. Wait 1 cycle after changing ADDRX bit 7, ADDRSEL or EMCFG bit 7 before executing an **fread**, **fwrite** or **ferase** instruction.

4.7.1 Flash Timing Control

The FCFG register controls the timing of flash memory operations. See [Section 7.1.5](#page-87-0) for a description of the FCFG register.

4.7.2 Interrupts During Flash Operations

Before starting a flash write or erase operation, the FCFG (see [Section 7.1.5\)](#page-87-0) must be set up properly for the current speed. The CPU core clock is the time base for the flash write timing compensation, so it is critical that the CPU core clock speed is not changed during a flash write or erase operation. Interrupts may be taken during a flash write or erase operation, if the INTSPD register is set up so the speed does not change when an interrupt occurs.

If the flash read timing compensation is set up for a clock divisor of 1 (i.e. fastest speed), interrupts will not cause **fread**/**iread** instructions to fail, so no special precautions need to be taken to avoid violating the flash read access time.

5.0 Peripherals

The IP2022 provides an array of on-chip peripherals needed to support a broad range of embedded Internet applications:

- 2 Serializer/Deserializer (SERDES) units
- Real-time timer
- T0 timer
- 2 General-purpose timers with compare and capture **Registers**
- Watchdog timer
- 10-bit, 8-channel A/D converter
- Analog comparator
- Parallel slave peripheral interface

All of the peripherals except the Watchdog Timer and the Real-Time Timer use alternate functions of the I/O port pins to interface with external signals.

5.1 I/O Ports

The IP2022 contains one 4-bit I/O port (Port A) and six 8 bit I/O ports (Port B through Port G). The four Port A pins have 24 mA current drive capability. All the ports have symmetrical drive. Inputs are 5V-tolerant. Outputs can use the same 2.3–2.7V power supply used for the CPU core and peripheral logic, or they can use a higher voltage (up to 3.6V). The IOVdd pins are provided for the I/O port pin output drivers. Port G has a separate GVdd pin which can be used to run the Port G output drivers at a voltage different from that used for the other ports, since Port G must run from a 2.3–2.7V power supply.

Each port has separate input (RxIN), output (RxOUT), and direction (RxDIR) registers, which are memory mapped. The numbers in the pin names correspond to the bit positions in these registers. These registers allow each port bit to be individually configured as a general-purpose input or output under software control. Unused pins should be configured as outputs, to prevent them from floating. Port B has three additional registers for supporting external interrupts (see [Section 5.1.1\)](#page-46-1).

Each port pin has an alternate function used to support the on-chip hardware peripherals, as listed in [Table 2-1](#page-7-0). Port A and Port B support the multi-function timers Timer 1 and Timer 2. Port B, Port C, and Port D support the Parallel Slave Peripheral (PSP) and external memory functions. Port E and Port F support the serializer/deserializer (SERDES) units. Port G supports the analog to digital converter (ADC) and the analog comparator. Before enabling a hardware peripheral,

configure the port pins for input or output as required by the peripheral.

Note: There is positive-feedback circuitry present on the I/O ports when configured as input. This causes an input that was previously high, then subsequently tri-stated (i.e. not driven), to be actively driven by the IP2022 to a voltage level of approximately 1.7V, or mid-supply (IOVDD).

[Figure 5-1](#page-46-0) shows the internal hardware structure and configuration registers for each pin of a port.

Figure 5-1 Port Pin Block Diagram

5.1.1 Port B Interrupts

Any of the 8 Port B pins can be configured as an external interrupt input. Logic on these inputs can be programmed to sense rising or falling edges. When an edge is detected, the interrupt flag for the port pin is set.

The recommended initialization sequence is:

- 1. Configure the port pins used for interrupts as inputs by programming the RBDIR register.
- 2. Be sure all enabled interrupt pins are driven to valid logic levels, not floating.
- 3. Select the desired edge for triggering the interrupt by programming the INTED register. This may set interrupt flags.
- 4. Clear the interrupt flags in the INTF register.
- 5. NOP
- 6. Enable the interrupt input(s) by setting the corresponding bit(s) in the INTE register.
- 7. Set the GIE bit.

[Figure 5-2](#page-47-0) shows the Port B interrupt logic. Port B has three registers for supporting external interrupts, the INTED ([Section 5.1.6\)](#page-48-0), INTF ([Section 5.1.7\)](#page-48-1), and INTE [\(Section 5.1.8\)](#page-48-2) registers. The INTED register controls the logic which selects the edge sensitivity (i.e. rising or falling edge) of the Port B pins. When an edge of the selected type occurs, the corresponding flag in the INTF register is set, whether or not the interrupt is enabled. The interrupt signal passed to the system interrupt logic is the OR function of the AND of each interrupt flag in the INTF register with its corresponding enable bit in the INTE register. See [Section 5.1.8](#page-48-2).

Figure 5-2 Port B Interrupt Logic

5.1.2 Reading and Writing the Ports

The port registers are memory-mapped into the data memory address space between 0x020 and 0x03A. In addition, Port B has three extra registers located between 0x017 and 0x019 which are used to support external interrupt inputs.

Generally, successive read and write operations on the same I/O port is not an issue, as there are separate IN an OUT registers for each I/O port. Care must be given to ensure that enough time is allowed for data written to the OUT register can propogate to the IN register on a given port. If this is an issue, 2 **nop** instructions (or 3 **nop** instructions if the SYNC bit in the FUSE1 register is clear) should be inserted between any read-modify-write instruction sequences.

5.1.3 RxIN Registers

The RxIN registers are virtual registers that provide readonly access to the physical I/O pins. Reading these registers returns the states on the pins, which may be driven either by the IP2022 or an external device. If the SYNC bit in the FUSE1 register is clear, the states are read from a synchronization register. If an application reads data from a device running asynchronously to the IP2022, the SYNC bit should be cleared to avoid the occurrence of metastable states (i.e. corrupt data caused by an input which fails to meet the setup time before the sampling clock edge, which theoretically could interfere with the operation of the CPU).

5.1.4 RxOUT Registers

The RxOUT registers are data output buffer registers. The data in these registers is driven on any I/O pins that are configured as outputs. On reads, the RxOUT registers

return the data previously written to the data output buffer registers, which might not correspond to the states actually present on pins configured as inputs or pins forced to another state by an external device.

5.1.5 RxDIR Registers

The RxDIR registers select the direction of the port pins. For each output port pin, clear the corresponding RxDIR bit. For each input port pin, set the corresponding RxDIR bit. Unused pins that are left open-circuit should be configured as outputs, to keep them from floating.

For example, to configure Port A pins RA3 and RA2 as outputs and RA1 and RA0 as inputs, the following code could be used:

mov w,#0x03 ;load W with the value 0x03 ;(bits 3:2 low, and bits 1:0 ;high) mov 0x022,w ;write 0x03 to RADIR ;register

The second move instruction in this example writes the RADIR register, located at address 0x022. Because Port A has only four I/O pins, only the four least significant bits of this register are used.

To drive the RA1 pin low and the RA0 pin high, the following code then could be executed:

The second move instruction shown above writes the RAOUT register, located at address 0x021. When reading the Port A pins through the RAIN register (0x020), the upper four bits always read as zero.

When a write is performed to the RxOUT register of a port pin that has been configured as an input, the write is performed but it has no immediate effect on the pin. If that pin is later configured as an output, the pin will be driven with the data that had been previously written to the RxOUT register.

5.1.6 INTED Register

The INTED register consists of 8 edge detection bits that correspond to the 8 pins of Port B. A set bit in the INTED register makes the corresponding port pin trigger on

falling edges, while a clear bit makes the pin trigger on rising edges.

5.1.7 INTF Register

The INTF register consists of 8 interrupt flags that correspond to the 8 pins of Port B. If the trigger condition for a Port B pin occurs, the corresponding bit in the INTF register is set. The bit is set even if the port pin is not enabled as a source of interrupts.

The interrupt service routine (ISR) can check this register to determine the source of an external interrupt. If a Port B pin enabled for generating interrupts has a set bit in the INTF register, software must clear the bit prior to exiting to prevent repeated calls to the ISR.

The Port B interrupt logic is asynchronous (e.g. functions without a clock in clock-stop mode). A side effect is that there is a 2-cycle delay between the instruction that clears a INTF bit and the bit being cleared. This means that software must clear the bit at least 2 cycles before executing a return from interrupt (**reti**) instruction.

5.1.8 INTE Register

The INTE register consists of 8 interrupt enable bits that correspond to the 8 pins of Port B. A Port B pin is enabled as a source of interrupts by setting the corresponding bit in the INTE register. The pin is disabled as an interrupt source by clearing the corresponding INTE bit, but takes up to 1 core clock cycle for the interrupt to be disabled.

5.1.9 Port Configuration Upon Power-Up

On power-up, all the port control registers (RxDIR) are initialized to 0xFF. Therefore, each port pin is configured as a high-impedance input. This prevents any false signalling to external components which could occur if the ports were allowed to assume a random configuration at power-up.

5.2 Timer 0

Timer 0 is an 8-bit timer with an 8-bit prescaler intended to generate periodic interrupts for ipModule™ instances that require being called at a constant rate, such as UART and DTMF functions. When the T0TMR register counts up to FF and rolls over to 00, the T0IF flag in the T0CFG register will be set, and an interrupt will occur if the T0IE and T0EN bit are set (see T0CFG register description in [Section 7.1.20](#page-98-0)). To clear the interrupt, either the T0IE or T0EN bit should be cleared , and then the T0IF flag must be cleared.

Note: If T0IF is not cleared after disabling the Timer0 interrupt (T0IE = 0) or disabling Timer0 (T0EN = 0), it is assumed that another interrupt has occured, and the interrupt will occur on the next return, or when GIE is set (enabling nested interrupts - see [Section 3.7.2](#page-21-1)).

The Timer 0 interrupt is also supported in the instruction set by an option for the **reti** instruction which adds the W register to the T0TMR register when returning from an interrupt. [Figure 5-3](#page-49-0) shows the Timer 0 logic.

Operation of Timer 0 to generate periodic interrupts:

- $TOTMR = 00$ when entering ISR from T0 interrupt
- Keeps counting up while in ISR
- Add W to T0TMR with execution of ret -W at the end of ISR. Interrupt frequency is adjusted by adjusting value loaded in W, and depending on core clock divider, since T0TMR runs system clock.

Note: Do not enable Timer 0 interrupt before enabling the Timer 0 itself.

Figure 5-3 Timer 0 Block Diagram

The control and status register for Timer 0 is the T0CFG register, described in detail in [Section 7.1.20](#page-98-0).

Note: T0IF can only be asserted when T0IE = 1, T0EN = 1 and T0TMR overflow occurs.

5.3 Real-Time Timer

The Real-Time Timer is an 8-bit timer intended to provide a periodic system wake-up interrupt. Unlike the other peripherals (except the Watchdog Timer and Port B interrupts), the Real-Time Timer continues to function when the system clock is disabled. For those applications which spend much of their time with the OSC clock oscillator turned off to conserve power, there are 5 available mechanisms to exit this mode: external reset (RST pin), reset from the Watchdog Timer, reset from Brown-out, interrupt from a Port B input, and interrupt from the Real-Time Timer. By using an interrupt rather than reset, more of the CPU state is preserved and some reset procedures such as initializing the port direction registers can be skipped. [Figure 5-4](#page-50-0) shows the Real-Time Timer logic.

When the RTTMR register counts up to FF and rolls over to 00, the RTIF flag in the RTCFG register will be set, and an interrupt will occur if the RTIE and RTEN bit are set (see RTCFG register description in [Section 7.1.9](#page-90-0)). To clear the interrupt, either the RTIE or RTEN bit should be cleared, and then the RTIF flag be cleared.

Note: If RTIF is not cleared after disabling the Real-Time Timer interrupt (RTIE = 0) or disabling the Real-Time Timer ($RTEN = 0$), it is assumed that another interrupt has occured, and the interrupt will occur on the next return, or when GIE is set (enabling nested interrupts - see [Section](#page-21-1) [3.7.2](#page-21-1)).

The real-time timer is readable and writable as the RTTMR register. The control and status register for the timer is the RTCFG register, as described in [Section 7.1.9](#page-90-0).

The RTEOS bit (XCFG bit 5, see [Section 7.1.26\)](#page-102-0) selects the sampling mode for the external input. If the RTEOS bit is set, the external input is over-sampled with the system clock. The CPU can always read the value in the RTTMR register, however, the system clock must be at least twice the frequency of the external input. If the system clock source is changed to RTCLK or turned off, then the

RTEOS bit must be clear for the Real-Time Timer to function.

Note: if the RTEOS bit is cleared, expect a 3 cycle system clock delay for the overflow interrupt, due to synchronization circuitry.

If the RTEOS bit is clear then the external input directly clocks the Real-Time Timer (i.e. RTCLK is not oversampled). The Real-Time Timer will always function whether the clock input is synchronous or asynchronous. However, the CPU cannot reliably read the value in the RTTMR register unless the RTCLK clock is synchronous to the system clock.

If the value in the RTTMR register does not need to be used by the CPU (i.e. only the interrupt flag is of interest) then the RTEOS bit can be clear (i.e. RTCLK not oversampled) which allows the Real-Time Timer to function for any configuration of the system clock.

If the value in the RTTMR register needs to be used by the CPU, but the Real-Time Timer is not required to function when the system clock is set to RTCLK or turned off, then the RTEOS bit should be set to ensure the CPU can reliably read the RTTMR register.

If the value in the RTTMR register needs to be used by the CPU and the Real-Time Timer is required to function when the system clock is set to RTCLK or off, then software must change the RTEOS bit when changing the system clock source. To read the RTTMR register when the system clock is not synchronous to the RTCLK, the RTEOS bit must be set to ensure reliable operation. Before the system clock is changed to RTCLK or turned off, the RTEOS bit must be clear (i.e. RTCLK not oversampled) for the Real-Time Timer to continue to function.

Note: When using development tools in single stepping mode, the RTSS bit must be cleared, otherwise the counter will behave erratically.

Figure 5-4 Real-Time Timer Block Diagram

5.4 Multi-Function Timers (T1 and T2)

The IP2022 contains two independent 16-bit multifunction timers, called T1 and T2. These versatile, programmable timers reduce the software burden on the CPU in real-time control applications such as PWM generation, motor control, triac control, variablebrightness display control, sine-wave generation, and data acquisition.

Each timer consists of a 16-bit counter register supported by a dedicated 16-bit capture register and two 16-bit compare registers. The second compare register can also serve as capture register. Each timer may use up to four external pins: TxCPI1 (Capture Input), TxCPI2 (Capture Input), TxCLK (Clock Input), TxOUT (Output). These pins are multiplexed with general-purpose I/O port pins. The port direction register has priority over the timer configuration, so the port direction register must be programmed appropriately for each of these four signals if their associated timer functions are used.

[Figure 5-5](#page-51-0) is a block diagram showing the registers and I/O pins of one timer. Each timer is based on a 16-bit counter/timer driven by a 15-bit prescaler. The input of the prescaler can be either the system clock or an external clock signal which is internally synchronized to the system clock. The counter cannot be directly written by software, but it may be cleared by writing to the TxRST bit in the TxCTRL register.

Figure 5-5 Multifunction Timer Block Diagram

5.4.1 Timers T1, T2 Operating Modes

Each timer can be configured to operate in one of the following modes:

- Pulse-Width Modulation (PWM)
- Timer
- Capture/Compare

PWM Mode

In PWM Mode, the timer can generate a pulse-width modulated signal on its output pin, TxOUT. The period of the PWM cycle (high + low) is specified by the value in the TxCAP2H/TxCAP2L register. The high time of the pulse is specified by the value in the TxCMP1H/TxCMP1L register.

PWM mode can be used to generate an external clock signal that is synchronous to the IP2022 system clock. For example, by loading TxCMP1H/TxCMP1L with 1 and TxCAP2H/TxCAP2L with 2, a symmetric 50-MHz external clock can be generated from a 120 MHz system clock. In some applications, this can eliminate crystals or oscillators required to produce clock signals for other components in the system.

The 16-bit counter/timer counts upward. After reaching the value stored in the TxCMP1H/TxCMP1L register minus one, at the next clock edge the TxOUT pin is driven low. The counter/timer is unaffected by this event and continues to increment. After reaching the value stored in the TxCAP2H/TxCAP2L register minus one, at the next clock edge the timer is cleared. When the counter is

cleared, the TxOUT output is driven high, *unless* the TxCMP1H/TxCMP1L register is clear, in which case the TxOUT pin is driven low.

There are two special cases. When the TxCMP1H/TxCMP1L register is clear, the TxOUT pin is driven with a continuous low, corresponding to a dutycycle of 0%. When the value in the TxCMP1H/TxCMP1L register is equal to the value in the TxCAP2H/TxCAP2L register, the TxOUT output is driven with a continuous high, corresponding to a duty-cycle of 100%.

The behavior of the timers when the value in the TxCMP1H/TxCMP1L register are greater than the value in the TxCAP2H/TxCAP2L register is undefined.

The timer is glitch-free no matter when the TxCMP1H/TxCMP1L register or the TxCMP2H/TxCMP2L register are changed relative to the value of the internal counter/timer. The new duty cycle or period values do not take effect until the current PWM cycle is completed (the counter/timer is reset).

Interrupts, if enabled through the TxCFG1 register, can be generated whenever the timer output is set or cleared. If the TxCMP1H/TxCMP1L register is clear, or if the value in the TxCMP1H/TxCMP1L register is equal to the value in the TxCAP2H/TxCAP2L register, an interrupt is generated each time the counter/timer is reset to zero.

In PWM mode, the Capture 1 input remains active (if enabled by the CPI1EN bit in the TxCFG1 register) and, when triggered, captures the current counter/timer value into the TxCAP1 register.

The multifunction timers can be configured to interrupt on a Capture 1 event and reset the counter/timer on the event. For PWM operation without Capture 1, software must disable the Capture 1 input by clearing the CPI1EN bit in the TxCFG1 register.

Timer Mode

This is not a separate timer mode (from the hardware point of view), but is a conceptual mode for programmers. It is the PWM mode, except that software disables the timer output by clearing the OEN bit in the TxCFG register.

Capture/Compare Mode

In Capture/Compare mode, one or both of the timer capture inputs (TxCPI1 and TxCPI2) may be used. Their pin functions must be enabled in the TxCFG1 register. Each capture input can be programmed in the TxCFG2 register to trigger on a rising edge, falling edge, or both rising and falling edges.

When a trigger event occurs on either capture pin, the current value of the counter/timer is captured into the TxCAP1H/TxCAP1L register or the TxCAP2H/TxCAP2L register for that input pin.

The counter/timers can also be configured to reset on a TxCPI1 input event, in which case the value of the counter/timer before it was reset is captured in the TxCAP1H/TxCAP1L register and the counter/timer is reset to zero. This mode is useful for measuring the frequency (or width) of external signals. By using both capture inputs and configuring them for opposite edges, the duty cycle of a signal can also be measured. To avoid wasting I/O port pins in this configuration, the CPI2CPI1 bit in the TxCFG1 register is provided to internally tie the TxCPI1 and TxCPI2 inputs together, which frees the TxCPI2 pin to be used as a general-purpose I/O port pin.

An interrupt can be generated for any capture event and for counter/timer overflows.

This mode also features an output-compare function. The TxCMP1H/TCMP1L register is constantly compared against the internal counter/timer. When the counter/timer reaches the value of the TxCMP1H/TxCMP1L register minus one, at the next counter clock the TxOUT output is toggled. The TxOUT output, if enabled via the OEN bit, can be driven high or low by writing to the TOUTSET and TOUTCLR bits in the TxCFG2 register. An interrupt can be enabled for this event.

Interrupts

When a Multi-Function Timer interrupt occurs, the corresponding interrupt flag (depending on the mode; OFIF, CAP2IF/CMP2IF, CAP1IF or CMP1IF) in the TxCFG1H register will be set, and an interrupt will occur if the TMREN bit (TxCFG1L register), the TxIE bit (TCTRL register) and an interrupt source is enabled (depending on the mode; OFIE, CAP2IE/CMP2IE, CAP1IE or CMP1IE) are set (TxCFG1H register). To clear the interrupt, either the TMREN bit, TxIE bit or the interrupt source (OFIE, CAP2IE/CMP2IE, CAP1IE or CMP1IE) should be cleared, and then the interrupt flag (OFIF, CAP2IF/CMP2IF, CAP1IF or CMP1IF) should be cleared.

Note: The interrupt flag can only be asserted when the multi-function timers are enabled, the timer interrupts are enabled, an interrupt source is enabled, and timer event occurs.

Note: If the interrupt flag is not cleared after disabling either the interrupt enable or the Multi-Function Timer enable (TMREN = 0), it is assumed that another interrupt has occured, and the interrupt will occur on the next

return, or when GIE is set (enabling nested interrupts see [Section 3.7.2](#page-21-1)).

5.4.2 T1 and T2 Timer Pin Assignments

The following table lists the I/O port pins associated with the Timer T1 and Timer T2 I/O functions.

5.4.3 T1 and T2 Timer Registers

Each timer has six 16-bit register pairs, which are accessed as 8-bit registers in the special-purpose register space. There is also one 8-bit register shared by both timers.

TxCNTH/TxCNTL Register

The TxCNTH/TxCNTL register indicates the value of the counter/timer and increments synchronously with the rising edge of the system clock. This register is read-only. The timer counter may be cleared by writing to the TxRST bit in the TCTRL register.

Reading the TxCNTL register returns the least-significant 8 bits of the internal TxCNT counter and causes the mostsignificant 8 bits of the counter to be latched into the TxCNTH register. This allows software to read the TxCNTH register later and still be assured of atomicity.

TxCAP1H/TxCAP1L Register

The TxCAP1H/TxCAP1L register captures the value of the counter/timer when the TxCPI1 input is triggered. This register is read-only.

Reading the TxCAP1L register returns the leastsignificant 8 bits of an internal capture register and causes the most-significant 8-bits of the register to be latched into the TxCAP1H register. This allows software to read the TxCAP1H register later and still be assured of atomicity.

TxCMP1H/TxCMP1L Register

In Capture/Compare mode, the TxOUT output pin is toggled (if enabled by the OEN bit in the TxCFG1 register) when the counter/timer increments to the value in the TxCMP1 register. In this mode, the value written to the TxCMP1 register takes effect immediately.

Writing to the TxCMP1L register causes the value to be stored in the TxCMP1L register with no other effect. Writing to the TxCMP1H register causes an internal compare register to be loaded with a 16-bit value in which the low 8 bits come from the TxCMP1L register and high 8 bits come from the value being written to the TxCMP1H register. Software should write the TxCMP1L register before writing the TxCMP1H register, because writing to the TxCMP1H register is used as an indication that a new compare value has been written. Writing to the TxCMP1H register is required for the new compare value to take effect - this means that TxCMP1H must be written AFTER TxCMP1L for the value to have any effect. In PWM mode, the 16-bit number latched into the internal compare register by writing to the TxCMP1H register does not take effect until the end of the current PWM cycle.

Reading the TxCMP1H or TxCMP1L registers returns the previously written value whether or not the value stored in these registers has been transferred to the internal compare register by writing to the TxCMP1H register.

TxCAP2H/TxCAP2L or TxCMP2H/TxCMP2L Register

This register may be called the TxCAP2H/TxCAP2L register or TxCMP2H/TxCMP2L register.

In PWM mode, this register determines the period of the PWM signal. In this mode, this register is both readable and writeable. However, on writes the value is not applied until the end of the current PWM cycle.

Writing to the TxCAP2L register causes the value to be stored in the TxCAP2L register with no other effect. Writing to the TxCAP2H register causes an internal compare register to be loaded with a 16-bit value in which

the low 8 bits come from the TxCAP2L register and the high 8 bits come from the value being written to the TxCAP2H register. Software should write the TxCAP2L register before writing the TxCAP2H register, because writing to the TxCAP2H register is used as an indication that a new compare value has been written. Writing to the TxCAP2H register is required for the new compare value to take effect. In PWM mode, the 16-bit number latched into the internal compare register by writing to the TxCAP2H register does not take effect until the end of the current PWM cycle.

Reading the TxCAP2H or TxCAP2L registers returns the previously written value regardless of whether the value stored in these registers has been transferred to the internal compare register by writing to the TxCAP2H register.

In Capture/Compare mode, this register captures the value of the counter/timer when the TxCPI2 input is triggered. In this mode, this register is read-only.

Reading the TxCAP2L register returns the leastsignificant 8 bits of an internal capture register and causes the most-significant 8-bits to be latched into the TxCAP2H register. This allows software to read the TxCAP2H register later and still be assured of atomicity.

TxCFG1H/TxCFG1L Register

Selects timer operation mode, pin functions, interrupts and other configuration settings. See [Section 7.1.21](#page-98-1) for the description of TxCFG1H and [Section 7.1.23](#page-100-0) for the description of TxCFG1L.

TxCFG2H/TxCFG2L Register

Selects capture input trigger edges, prescaler setting, and other configuration settings. See [Section 7.1.22](#page-99-0) for the description of TxCFG2H and [Section 7.1.24](#page-101-0) for the description of TxCFG2L.

TCTRL Register

Unlike the other timer control registers, one TCTRL register is used to synchronize both timers. Setting the TxRST bit clears the TxCNTH/TxCNTL register pair and the prescaler counter, which allows global synchronization of all timers on the device. There are also individual timer interrupt-enable bits. See [Section 7.1.25](#page-102-1) for description.

5.5 Watchdog Timer

A Watchdog Timer is available for recovering from unexpected system hangups. When the Watchdog Timer is enabled, software must periodically clear the timer by executing a **cwdt** instruction. Otherwise, the timer will overflow, which resets the IP2022 and sets the WD bit in the PSPCFG register. Any other source of reset clears the WD bit, so software can use this bit to identify a reset caused by the Watchdog Timer. The Watchdog Timer is shown in [Figure 5-6.](#page-54-0)

Figure 5-6 Watchdog Timer

The Watchdog Timer is enabled by setting the WDTE bit in the FUSE1 register. The time period between coming out of reset or clearing the timer and timer overflow is controlled by the WDPS2:0 bits in the FUSE1 register, as shown in [Table 5-2](#page-54-1).

* Time periods are approximate

The Watchdog Timer register is not visible to software. The only feature of the Watchdog Timer visible to software is the WD bit in the PSPCFG register (see [Section 7.1.8\)](#page-89-0).

Note: When using the development tools, the watchdog timer is disabled while in debug mode, except when "Run" command is issued.

5.6 Serializer/Deserializer (SERDES)

There are two SERDES units in the IP2022, which support a variety of serial communication protocols, including GPSI, SPI, UART, USB, and 10Base-T Ethernet. By performing data serialization/deserialization in hardware, the CPU bandwidth needed to support serial communication is greatly reduced, especially at high baud rates. Providing two units allows easy implementation of protocol conversion or bridging functions, such as a USB to 10Base-T Ethernet bridge.

Each SERDES unit uses up to 8 external digital signals: SxCLK, SxRXD, SxRXM, SxRXP, SxTXM, SxTXME, SxTXP, and SxTXPE/SxOE. The signals for SERDES1 are multiplexed with the Port E pins, and the signals for SERDES2 are multiplexed with the Port F pins. The port direction bits must be set appropriately for each pin that is used. The SxOE signal is multiplexed with the SxTXPE signal. Not all signals are used in all protocol modes. See

[Table 5-4](#page-58-0) for details on signal port pin usage in various protocol modes. In addition to the digital signals, there are also two analog signals only used in 10Base-T Ethernet mode: SxRX+ and SxRX-.

Note: Proper operation of the SERDES requires that the core-clock be present - don't turn off core clock while SERDES is still transmitting.

[Figure 5-7](#page-55-0) shows the clock/data separation and End-of-Packet (EOP) detection logic of a SERDES unit. In USB mode, the SxRXD input carries the data received from an external transceiver. The SxRXP and SxRXM pins correspond to the differential inputs of the USB bus. Providing both inputs allows sensing of an EOP condition. The SxRXD input is also used for interfaces with singleended input (i.e. GPSI, SPI, and UART modes), in which case the clock/data separation circuit does not modify the data. For 10Base-T Ethernet, a differential line receiver is provided.

Figure 5-7 Clock/Data Separation and EOP Detection

5.6.1 SERDES Configuration Registers

The descriptions for the SxMODE, SxRSYNC, SxSMASK, SxRCFG, SxRCNT, SxTCFG, SxTMRH/SxTMRL and SxINTE/SxINTF registers can be found in [Section 7.1](#page-85-0).

Note: Delay needed when writing to SerDes registers when using OSC clock

5.6.2 SERDES TX/RX Buffers

SxRBUFH/SxRBUFL Registers

16-bit register pair for unloading received data. The RXBF bit in the SxINTF register indicates when new data has been loaded into this register. If the corresponding bit in the SxINTE register is set, an interrupt is generated.

SxTBUFH/SxTBUFL Registers

16-bit register pair for loading data to be transmitted. The TXBE bit in the SxINTF register indicates when the data has been transmitted and the register is ready to be loaded with new data. If the corresponding bit in the SxINTE register is set, an interrupt is generated.

5.6.3 SERDES Configuration

The synchronization pattern register (SxRSYNC) is used for USB and 10Base-T protocols for detecting bit patterns that signal the start of a frame. For USB, this register is loaded with 10000000, while for 10Base-T, it is 11010101 (also called the SFD, start of frame delimiter). The incoming data stream, after passing through the polarity inversion logic (which can be turned on or off under software control) is compared to the synchronization pattern. Once a match is found, an internal counter is set to zero and data is shifted into a shift register. The synchronization matching operation is then disabled until an EOP condition is detected, because the synchronization pattern potentially could be embedded in the data stream as valid data.

[Figure 5-8](#page-56-0) shows the receive data paths. Software prepares a SERDES unit to receive data by programming the receive shift count register (SxRCFG) and the clock select bits in the SxMODE register appropriately for the selected protocol. The SxRCFG register is copied to an internal counter, and when that number of bits of data has been received, the received data is loaded into the SxRBUF register.

Figure 5-8 Receive Data Paths

In 10Base-T, GPSI, or USB mode, when an EOP is detected the SxRCNT register is loaded with the number of bits actually received, the EOP bit of the SxINTF register is set, and the data bits are loaded into the SxRBUF register. The RXBF bit in the SxINTE register can be set to enable an interrupt on this event.

[Figure 5-9](#page-56-1) shows the transmit data paths. The SxTXP and SxTXM pins correspond to the differential outputs of the USB or Ethernet bus. Other serial protocols require only one output pin, which is SxTXP by default.

The SxTXP and SxTXM pins have high current outputs for driving Ethernet magnetics directly without the use of transceivers.

When the clock select register is programmed with the value for 10Base-T, the transmit pre-emphasis requirement enables the SxTXPE and SxTXME outputs, which have a 50ns-delayed version of the transmit output that is resistively combined outside the chip before driving the magnetics.

Figure 5-9 Transmit Data Paths

The data encode block performs polarity inversion, if necessary, then in 10Base-T mode it performs Manchester encoding. In USB bus mode, it performs bit stuffing and then NRZI encoding. Bit stuffing means that after six consecutive ones, a zero bit is inserted. The active low SxOE pin is used to enable the USB transceiver for transmission. Otherwise, this pin is held high. For 10Base-T, the output pins of the serializer are driven low when not transmitting. The encode block is bypassed for all other protocols.

For transmitting, software must specify the number of bits to transmit (specified in the SxTCFG register) and load the data in the SxTBUF register. This data is then transferred to an internal register, from which it is serially shifted out to the transmit logic. The TXBE bit in the SxINTE register can be set to enable an interrupt when the data has been transferred from the SxTBUF register. When there is a transmit buffer underrun event (i.e. all of the data has been shifted out from the internal register, but the SxTBUF register has not been reloaded), an EOP condition is generated on the SxTXP and SxTXM outputs after an internal counter decrements to zero. The TXEOP

bit in the SxINTE register can be set to enable an interrupt when an underrun event occurs.

For protocols other than USB and Ethernet, the EOP generator is bypassed.

5.6.4 SERDES Interrupts

[Figure 5-10](#page-57-0) shows the interrupt logic for the two SERDES units. For a detailed description of the SxINTE/SxINTF register bits, refer to [Section 7.1.10](#page-91-0).

Figure 5-10 SERDES Interrupt Logic

5.6.5 Protocol Modes

[Table 5-3](#page-58-1) shows the features which are enabled for each protocol, as controlled by the PRS3:0 bits in the SxMODE register. These features affect which registers and register fields are used, for example the SxRSYNC register is only used in the USB and 10Base-T modes. The protocol mode also affects the signal usage, as shown in [Table 5-4](#page-58-0).

Table 5-3 Protocol Features

1. Used in comparator mode only.

- SxCLK Serial Clock in SPI or GPSI Slave modes, optional external SERDES clock input for USB or UART modes.
- SxRXP Positive-side differential input (USB only), Slave Select (for SPI Slave), or data valid (GPSI).
- SxRXM Negative-side differential input (USB only).
- SxRXD Serial data for USB, UART, SPI and GPSI modes (10base-T Ethernet only when comparator is used).
- *SxTXPE/SxOE* Positive-side delayed differential output for pre-emphasis (10base-T Ethernet), output enable for external transceiver (USB), or data valid for GPSI mode.
- *SxTXP* Positive-side differential output (10base-T Ethernet and USB modes), or serial data (UART, SPI and GPSI modes).
- *SxTXM* Negative-side differential output (10base-T Ethernet and USB modes), transmit clock (GPSI Slave), or transmit and receive clock (GPSI Master).
- SxTXME Negative-side delayed differential output for pre-emphasis (10base-T Ethernet), or TxBUSY in GPSI mode.
- *SxRX+* Positive-side analog differential input, used for 10base-T Ethernet squelch function.
- *SxRX-* Negative-side analog differential input, used for 10base-T Ethernet squelch function.

5.6.6 10base-T Ethernet

Hardware

To set up a SERDES unit for 10Base-T Ethernet, the input data from a differential line receiver or on-board comparator is connected to the SxRXD input. The signals designated Tx+, Tx-, TxD+, and TxD- correspond to the SxTXP, SxTXM, SxTXPE, and SxTXME pins of the corresponding serializers/deserializers. These pins are connected to an RJ45 jack through a transformer with terminations. [Figure 5-11](#page-59-0) shows an example circuit. RTXPE, RTXME, RTXP, RTXM and RL values vary depending on the Ethernet magnetics used. Please refer to IP2022 Native Ethernet application notes for more details.

For 10Base-T Ethernet operation, each SERDES is equipped with a squelch circuit for discriminating between noise, link pulses, and data. Link pulses are sent periodically to keep the channel open when no data is being transmitted. The squelch circuit handles link pulse detection, link pulse polarity detection, carrier sense, and EOP detection.

Software

The SxMODE register must be programmed for a recovered clock, and the PLL clock multiplier must be programmed for an appropriate speed. For example, it can be programmed to be 80 MHz for 8× oversampling. The received data stream is used, together with the clock recovery circuit, to recover the original transmit clock and data.

Note: The minimum core clock frequency required in 10base-T mode is 80MHz.

Software must perform the following functions:

- Polarity detection and reversal.
- Carrier sense.
- Jabber detection.
- Link integrity test and link pulse generation.
- Random back off in case of collision.
- When a collision is detected, sending a 32-bit jam sequence. Collisions can be detected by either receiving an RXXCRS interrupt or by setting the bit count to 7 and then received a RXBF interrupt while transmitting.
- Formation of Ethernet packet by putting the preamble, sfd, destination address, source address, length/type, MAC client data into the transmit buffer. Frame check computation can be done in software or through the LFSR units (see [Section 5.9](#page-71-0)).
- MAC layer functions.

Figure 5-11 Ethernet Interface Example

The synchronization pattern register (SxRSYNC) is used for detecting bit patterns that signal the start of a frame. For 10Base-T, it is 11010101 (also called the SFD, start of frame delimiter). The incoming data stream, after passing through the polarity inversion logic (which can be turned on or off under software control) is compared to the synchronization pattern. Once a match is found, an internal counter is set to zero and data is shifted into a shift register. The synchronization matching operation is

then disabled until an EOP condition is detected, because the synchronization pattern potentially could be embedded in the data stream as valid data.

When an EOP is detected the SxRCNT register is loaded with the number of bits actually received, the EOP bit of the SxINTF register is set, and the data bits are loaded into the SxRBUF register. The RXBF bit in the SxINTE register can be set to enable an interrupt on this event.

10base-T Signal Name	SERDES Signal Name	SERDES1 Pin Name	SERDES2 Pin Name	Direction	Description
Tx+	SxTXP	RE ₅	RF ₁	Output	Plus-side differential output
Tx-	SxTXM	RE ₆	RF ₂	Output	Minus-side differential output
TxD+	SxTXPE	RE4	RF ₀	Output	Plus-side differential output with pre-emphasis
TxD-	SxTXME	RE7	RF3	Output	Minus-side differential output with pre-emphasis
RxD	SxRXD	RE3	RF7	Input	Receive data (only when comparator is used)
$Rx+$	$SxRX+$	RG ₅	RG7	Input	Plus-side analog differential input, used for 10base-T Ethernet squelch function
$Rx-$	SxRX-	RG4	RG ₆	Input	Minus-side analog differential input, used for 10base-T Ethernet squelch function

Table 5-5 10base-T Ethernet Interface Signal and Port Pin Usage

5.6.7 USB

The SERDES provide support for USB revision 1.1 host and device modes of operation.

Hardware

To set up a SERDES unit for USB mode, the received data output of the USB transceiver should be connected to SxRXD. The VP and VM pins of the transceiver are connected to the SxRXP and SxRXM pins to allow detection of the EOP condition. [Figure 5-12](#page-61-0) shows the connections required between an external USB transceiver and the IP2022. [Table 5-6](#page-62-1) shows the mapping of USB signals to the SERDES pins.

Software

The SxMODE register must be programmed with values for a recovered clock, and the PLL clock multiplier must be programmed to generate the appropriate frequency. [Table](#page-62-0) [5-7](#page-62-0) sows the PLL clock required for the low and full speeds of USB. For example, it can be programmed at 48 MHz for full speed with a divisor of zero $(=1)$. A divisor of 8 will make it suitable for low-speed operation. The synchronization pattern must be programmed into the SxRSYNC register to trigger an interrupt when a packet is received. Table shows the PLL clock frequencies which are required for USB operation. Alternatively, an external clock source can be applied to the SxCLK pin at the appropriate frequency.

To operate in USB mode, software must perform the following functions:

- CRC generation and checking (can be done using the LFSR, [Section 5.9](#page-71-0)).
- Detecting reset of the device function, which is indicated by 10 milliseconds of a single-ended zero (SE0) condition on the bus.
- Detecting the suspend state, which is indicated by more than 3 milliseconds of idle. Software must make sure that the suspend current of 500 µA will be drawn after 10 milliseconds of bus inactivity.
- Formation of the USB packet by putting the sync, pid, and data into the transmit register and setting the proper count.

The synchronization pattern register (SxRSYNC) is used for detecting bit patterns that signal the start of a frame. For USB, this register is loaded with 10000000. The incoming data stream is compared to the synchronization pattern. Once a match is found, an internal counter is set to zero and data is shifted into a shift register. The synchronization matching operation is then disabled until an EOP condition is detected, because the synchronization pattern potentially could be embedded in the data stream as valid data.

The clock/data separation circuit performs NRZI decoding, after which, bit unstuffing is performed. This means every bit after a series of six consecutive ones is dropped.

Note: While configured for USB mode, the SERDES cannot be configured to interrupt on carrier status (RxCRS, SxRCNT bit 5, see [Section 7.1.13\)](#page-93-0)

Figure 5-12 USB Interface Example

Table 5-7 Required Clock Frequencies from PLL in

USB Mode

5.6.8 UART

For UART operation, two internal divide-by-16 circuits are used. Based on the clock source (either internal or external), the receive section and the transmit section use two divided-by-16 clocks that potentially can be out of phase. This is due to the nature of the UART bus transfers. The receive logic, based on the 16x bit clock (the clock source chosen by user), will sample the incoming data for an falling edge. Once the edge is detected, the receive logic counts 8 clock cycles and samples the number of bits specified in the SxRCNT register using the bit clock (which is obtained by dividing the clock source by 16).

Hardware

[Figure 5-13](#page-63-1) shows an example circuit to connect the SERDES in UART mode. [Table 5-8](#page-63-0) shows the UART signal to port pin usage.

Software

To set up a SERDES unit for UART mode, select UART mode in the PRS3:0 bits of the SxMODE register. This causes the data to be clocked in after a valid start bit is detected. Make sure that the polarity selected by the RPOREV bit in the SxRCFG register and the TPOREV bit in the SxTCFG register match the polarity provided by the RS-232 transceiver. (Most of them are inverted.) Make sure the bit order is compatible with the data format (RS-232 uses LSB-first bit order). The receiver uses 16X oversampling, so select a SERDES clock divisor (see [Section 7.1.17](#page-95-0) for information on the SxTMRH/L registers) that is 16 times the desired baud rate.

To operate in UART mode, depending on the application, either transmit or receive can be performed first. In both cases, the configuration register needs to be programmed with a bit count that is appropriate for the format. The bit count depends on the number of data bits, stop bits, and parity bits. The start bit is included in the bit count. The receiver does not check for the presence of stop bits. To detect framing errors caused by missing stop bits, increase the receiver's bit count (i.e. the RXSCNT field in the SxRCFG register) and test the trailing bit(s) in software.

Figure 5-13 UART Interface Example

5.6.9 SPI

Hardware

[Figure 5-14](#page-64-0) shows example circuits to connect the SERDES in SPI mode. [Table 5-10](#page-65-0) shows the SPI signal to port pin usage.

Software

To set up a SERDES unit for the SPI protocol, set up the clock with opposing phases for transmit and receive by programming the SUBM1:0 field of the SxMODE register. If in slave mode, specify an external clock. If in master mode, specify an internal clock. In slave mode, software must check if the designated slave select line is activated before responding. In master mode, software must set the designated slave select pin (GPIO) to the active level before enabling the SERDES unit.

To operate in SPI mode, once the transmit and receive bit counts in the configuration registers are programmed with non-zero values, the SERDES unit begins shifting operations on the programmed clock edges. Caution must be exercised to program them quickly to avoid losing any data. If SxTBuf is not written to since the last transmit shift

register reload, the SERDES will still be expecting to operate correctly, although it's DataOut will be undefined for the next entire transfer.

Note: When in SPI slave mode, SxTMR should be loaded with zero and the clock source be selected to be the PLL (configured via SxMODE) for best performance. In SPI slave mode, if SxTXBUF has been priorly written, but that data has not been clocked out by the master, and if subsequently SxTXBUF needs to be updated a different value, the following sequence of instructions need to executed:

```
mov w, #%0000xxxx ;temporarily disable
                 ;serdes
mov SxMODE, w ;to clear TxBuf and internal
             ;transmit fifo
nop ;nop is necessary
mov w, #%0101xxxx ;re-enable serdes
mov SxMODE, w ;
```
In the above code sequence, "xxxx" refers to the desired operating configuration.

515-095a.eps

Figure 5-14 SPI Interface Examples

Table 5-9 IP2022 SPI Master Interface Signal Usage

Table 5-10 IP2022 SPI Slave Signal Usage

5.6.10 GPSI

Hardware

[Figure 5-15](#page-66-0) shows example circuits to connect the SERDES in GPSI mode. [Table 5-11](#page-67-0) shows the GPSI signal to port pin mapping in Master mode, and [Table 5-](#page-67-1) [12](#page-67-1) shows the GPSI signal to port pin mapping in Slave mode.

Software

GPSI is a general-purpose, point-to-point, full-duplex serial bus protocol. Only two devices are allowed to exist on a bus. The GPSI PHY device is responsible for maintaining bus timing by driving two continuously running clocks, TxClk and RxClk. The device that does not drive the clocks is the MAC device. The TxEn and TxD signals are synchronized to the TxClk clock. The RxD and RxEn signals are synchronized to the RxClk clock.

The COLLISION and TxBUSY signals do not participate in actual data transfer on the GPSI bus. The COLLISION signal is connected to a GPIO port pin, and TxBUSY is connected to the SxTXME to provide additional flow control capabilities for the software device driver. The COLLISION signal is used to indicate that a PHY device has detected a collision condition. This signal is only useful when the SERDES is connected to a PHY device or acting as a PHY device.

The TxBUSY signal is used by a GPSI device to indicate that the device is currently busy, and that another device should not attempt to start a data transfer. COLLISION and TxBUSY are asynchronous to both TxClk and RxClk. TxBUSY can be configured as either an input or an output depending which device is slower and has a need to stall incoming data.

515-096a.eps

Figure 5-15 GPSI Interface Examples

Table 5-12 IP2022 GPSI Slave Interface Signal Usage

GPSI Master Signal Name	IP2022 GPSI Signal Name	SERDES Signal Name	SERDES1 Pin Name	SERDES2 Pin Name	Direction	Description
TxCLK	TxCLK	SxTXM	RE ₆	RF ₂	Input	Transmit clock
RxD	TxD	SxTXP	RE ₅	RF ₁	Input	Transmit data
TxEN	RxEN	SxTXPE	RE4	RF ₀	Input	Transmit data valid
RxCLK	RxCLK	SxCLK	RE ₀	RF4	Input	Receive clock
TxD	RxD	SxRXD	RE3	RF7	Output	Receive data
RxEN	TxEN	SxRXP	RE ₁	RF ₅	Output	Receive data valid
TxBUSY	TxBUSY	SxTXME	RE7	RF ₃	Input	Indicates a data transfer in progress (handled by software)
COLLISION	COLLISION	GPIO			Input	Indicates a collision at PHY layer (handled by software)

5.7 Analog to Digital Converter (ADC)

The on-chip A/D converter has the following features:

- 10-bit ADC, ½ LSB accuracy
- 8 input channels
- 48 kHz maximum sampling rate
- One-shot conversion.
- Optional external reference voltage
- $Vmax = AVdd (max 2.7V)$
- Result returned in the ADCH and ADCL registers

[Figure 5-16](#page-68-1) shows the A/D converter circuitry. The ADC input pins use alternate functions of the Port G pins. The result of an ADC sample is the analog value measured on the selected pin. To correctly read an external voltage, the pin being sampled must be configured as an input in the port direction register (i.e. the RGDIR register). If the pin is configured as an output, then the result will indicate the voltage level being driven by the output buffer. The RG1 and RG2 port pins are also used as the analog comparator input pins. The result of sampling the RG1 or RG2 pins will be correct whether or not the comparator is operating. The RG0 pin is also used as the comparator output pin. If the comparator is enabled, then sampling the RG0 pin will indicate the voltage level being driven by the comparator. The RG3 pin is multiplexed with the external reference voltage.

Figure 5-16 A/D Converter Block Diagram

5.7.1 ADC Reference Voltage

The reference voltage (Vref) can come from either the RG3 port pin or from the AVdd supply voltage. If AVdd is used, the RG3 port pin may be used as a channel of analog input or as a general-purpose port pin.

Vref defines a voltage level which reads as one increment of resolution below the full-scale voltage. The full-scale voltage reads as 0x3FF, so the Vref voltage reads as 0x3FE and the A/D converter resolution is 10 bits. [Table](#page-68-0) [5-13](#page-68-0) shows the values reported at the upper and lower limits of the ADC input voltage range.

5.7.2 A/D Converter Registers

ADCTMR Register

The ADCTMR register (see [Section 7.1.2](#page-85-2)) is used to specify the number of system clock cycles required for a delay of 1736 ns, which is used to provide the 1.152MHz (48 kHz × 24) clock period reference clock for the A/D converter.

At a system clock frequency of 120 MHz, the timer register should be set to 53 ((120 MHz/1.152 MHz)/2). The minimum value that may be loaded into the ADCTMR register is 2, so the system clock must be at least 24 times the ADC sampling frequency for the ADC to function.

ADCCFG Register

The A/D converter configuration register (ADCCFG) provides the control and status bits for the A/D converter, as shown in [Section 7.1.1.](#page-85-1)

5.7.3 Using the A/D Converter

The following sequence is recommended:

- 1. Set the ADCTMR register to the correct value for the system clock speed.
- 2. Load the ADCCFG register to specify the channel and set the ADCGO bit. Setting the ADCGO bit enables and resets the ADC timer.
- 3. After a period of time $(24 \text{ timer overflows} = 20.8 \text{ us})$ the conversion will complete, the ADCGO bit will be cleared, and the ADC timer will be disabled.
- 4. A timer-based interrupt service routine can detect or assume the ADCGO bit has been cleared and read the ADC value.
- 5. Another load to the ADCCFG register can then be used to start another conversion.

5.7.4 ADC Result Justification

The 10 bits of the ADC value can be mapped to the 16 bits of the ADCH/ADCL register pair in three different ways, as shown in [Table 5-14.](#page-69-0) In this table, the numbers in the cells represent bit positions in the 10-bit ADC value, Z represents zero (as opposed to bit position 0), and -9 represents the inversion of bit position 9.

Table 5-14 Justification of the ADC Value

5.8 Comparator

The IP2022 has an on-chip analog comparator which uses alternate functions of the RG0, RG1, and RG2 port pins. The RG1 and RG2 pins are the comparator negative and positive inputs, respectively, while the RG0 pin is the comparator output pin. To use the comparator, software must program the port direction register (RGDIR) so that RG1 and RG2 are inputs. RG0 may be set up as a comparator output pin.

Figure 5-17 Analog Comparator

The comparator enable bits are cleared on reset, which disables the comparator. To avoid drawing additional current during power-down mode, the comparator should be disabled before entering power-down mode. A 50 mV hysteresis is applied between the inputs, when the CMPHYS bit is set in the CMPCFG register.

5.8.1 CMPCFG Register

The CMPCFG register is used to enable the comparator, to read the output of the comparator internally, to enable the output of the comparator to the comparator output pin, and to enable the hysteresis. [Section 7.1.3](#page-85-3) shows the bits in this register.

5.9 Linear Feedback Shift Register (LFSR)

Four linear feedback shift register (LFSR) units provide hardware support for the computation-intensive inner loops of algorithms commonly used in data communications, such as:

- Cyclic Redundancy Check (CRC)
- Data Scrambling
- Data Whitening
- Encryption/Decryption
- Hashing

The LFSR units implement a programmable architecture, which can be adapted for algorithms used by the Bluetooth, Ethernet, Homeplug, HomePNA, HomeRF, IEEE 802.11, and USB communication protocols. [Figure](#page-71-1) [5-18](#page-71-1) is a block diagram of the LFSR architecture.

The 40-bit residue register and its surrounding circuits are the computational core of an LFSR unit. On every clock cycle, 39 output bits from the register are available at the input for performing a shift operation or a polynomial add/subtract-and-shift operation. Four 40-bit multiplexers at the output of the residue register allow selecting up to four terms of the register for feedback into the input (D0), polynomial operation control (POLY_XOR_EN), and output (DOUT) bit streams. A fifth multiplexer is only used for generating the output bit stream.

The polynomial and residue registers are mapped as five 8-bit registers. The mapping of the residue register is controlled by the ML_OUT bit of the LFSRCFG3 register, as shown in [Figure 5-19.](#page-71-2)

515-083.eps

Figure 5-19 Mapping of the Residue Register

Input data is shifted serially out of the 16-bit DATAIN register, which can be programmed to provide the data LSB-first or MSB-first. Output data is shifted serially LSBfirst into the 16-bit DATAOUT register.

A 32-bit RESCMP register (not shown) can be used to compare the result in the residue register against an expected value. When ML_OUT is set, residue register bits 0:31 are compared against RESCMP bits 0:31. When ML OUT is clear, residue register bits 39:8 are compared to RESCMP bits 0:31, respectively. If there are bits in the residue register which do not participate in the programmed LFSR operation, be sure that the corresponding bits in the RESCMP register are initialized to the same values as these non-participating bits.

Each LFSR unit has three configuration registers (LFSRCFG1, LFSRCFG2, and LFSRCFG3) for various control and status bits. The HL_TRIGGER bit in the LFSRCFG3 register controls whether operation of the LFSR unit is triggered by a write to the high byte or the low byte of the DATAIN register (i.e. DATAINH or DATAINL). The operation then proceeds for some number of cycles programmed in the SHIFT_COUNT3:0 field of the LFSRCFG1 register. Completion of the operation is indicated when the DONE bit in the LFSRCFG1 register is set. (Alternatively, software can wait 1 cycle/bit of DATAIN before reading the result.)

An autoloading option is available for each LFSR unit to load the DATAIN register automatically from the SERDES RX buffers (SxRBUF register of the corresponding SERDES unit). LFSR0 and LFSR2 are paired with SERDES1, and LFSR1 and LFSR3 are paired with SERDES2.

Three registers in data memory are used to access the LFSR register banks, as shown in [Table 5-15.](#page-72-2)

The LFSRA register is loaded to point to a specific LFSR unit and a register pair within the unit. The LFSRA register has the format shown in [Figure 5-20](#page-72-1)

Figure 5-20 LFSRA Register

Only 0, 1, 2, and 3 are valid as the UNIT, LFSRA bits 7 and $6 =$ don't care. The valid encodings for the index are shown in [Table 5-16.](#page-72-0)

The LFSR registers do not support consecutive readmodify-write operations. For example, the following instruction sequence loads unpredictable values:

clrb lfsrh,7 clrb lfsrh,4

5.9.1 LFSRCFG1 Register

Figure 5-21 LFSRCFG1 Register

- **SET_RES—set to initialize the residue register to all** ones (write-only, reads as zero).
- *DONE*—clear while the LFSR is busy, set when the operation is completed.
- CMP_RES-set if last LFSR operation result matched contents of RESCMP register.
- *SHIFT_COUNT3:0*—specifies number of bits to shift, load with N for an operation of N+1 shifts.

5.9.2 LFSRCFG2 Register

Figure 5-22 LFSRCFG2 Register

- *DOUT_DOUT_EN*—set to enable DOUT multiplexer output in source gating for DOUT node.
- DIN_DOUT_EN—set to enable DIN signal in source gating for DOUT node.
- FB1_DOUT_EN—set to enable FB1 signal in source gating for DOUT node.
- *FB2_DOUT_EN*—set to enable FB2 signal in source gating for DOUT node.
- DIN D0 EN-set to enable DIN signal in source gating for D0 node.
- FB1_D0_EN—set to enable FB1 signal in source gating for D0 node.
- *FB2_D0_EN*—set to enable FB2 signal in source gating for D0 node.
- *DATA_IN_POLYXOR_EN*—set to enable DIN signal in source gating for POLY XOR EN node.

Figure 5-23 LFSRCFG3 Register

- *AUTOLOAD_EN*—set to enable autoloading DATAIN register when SxRBUF register of corresponding SERDES unit is loaded.
- *ML_OUT*—set to shift data out of residue register LSB, and into MSB, clear to shift data out of residue register MSB, and into LSB. See [Figure 5-19](#page-71-0) for effect on RESx mapping.
- *ML_IN*—set to shift data from DATAIN register MSBfirst to DIN node, clear to shift data LSB-first.
- *HL_TRIGGER*—set to trigger operation start on loading DATAINH register, clear to trigger on DATAINL.
- *FB3_D0_EN*—set to enable FB3 signal in source gating for D0 node.
- *FB4_D0_EN*—set to enable FB4 signal in source gating for D0 node.

5.9.4 DATAIN Register

The 8-bit DATAINH and DATAINL registers together comprise the 16-bit DATAIN register. For LFSR0 and LFSR2, the AUTOLOAD EN bit in the LFSRCFG3 register can be used to enable automatic loading from SERDES1. For LFSR1 and LFSR3, the AUTOLOAD_EN bit in the LFSRCFG3 register can be used to enable automatic loading from SERDES2. The HL_TRIGGER bit in the LFSRCFG3 register controls whether loading the DATAINH or DATAINL register triggers the start of the LFSR operation. The ML_IN bit in the LFSRCFG3 register controls whether data is shifted MSB-first or LSB-first from the DATAIN register to the DIN node.

5.9.5 DATAOUT Register

The 8-bit DATAOUTH and DATAOUTL registers together comprise the 16-bit DATAOUT register. Data shifted out of the residue register is shifted LSB-first into the DATAOUT register.

5.9.6 DOUT Register

The DOUT register controls a 40:1 multiplexer on the residue register outputs. It selects a term which can be used in the source gating for the DOUT bit stream.

5.9.7 FBx Registers

The four FBx registers control four 40:1 multiplexers on the residue register outputs. They select feedback terms which can be used in the source gating for the D0, POLY_XOR_EN, and DOUT bit streams.

5.9.8 POLYx Registers

The five POLYx registers hold the 40-bit polynomial used in the LFSR operation.

5.9.9 RESx Registers

The five RESx registers hold the 40-bit residue used in the LFSR operation. The ML_OUT bit controls the mapping of the residue register to the RESx registers, as shown in [Figure 5-19.](#page-71-0) The residue register can be initialized to all ones by setting the SET_RES bit in the LFSRCFG1 register.

5.9.10 RESCMPx Registers

The four RESCMPx registers hold a 32-bit value for comparison with the contents of the residue register. After an LFSR operation is completed, the CMP_RES bit in the LFSRCFG1 register indicates whether the result of the operation matched the 32-bit value. When the ML_OUT bit in the LFSRCFG3 register is clear, bits 39:8 of the residue register are compared against bits 0:31 of the RESCMP register. When ML_OUT is set, bits 0:31 of the residue register are compared against bits 0:31 of RESCMP.

5.9.11 LFSR Configuration

The LFSR units were designed with the following communication protocols in mind: Bluetooth, Ethernet, Homeplug, HomePNA, HomeRF, IEEE 802.11, and USB. [Table 5-17](#page-75-0) shows the LFSR configurations used to support these protocols.

Table 5-17 LFSR Configurations for Various Protocols

5.10 Parallel Slave Peripheral (PSP)

The Parallel Slave Peripheral allows the IP2022 to operate as an 8- or 16-bit slave to an external device, much like a memory chip. Alternate functions of Port C and Port D are used for transferring data, and alternate functions of Port B are used for control signals. [Figure 5-](#page-76-0) [24](#page-76-0) shows the connections between an external master and the Parallel Slave Peripheral interface.

Figure 5-24 Parallel Slave Peripheral

To read or write through the Parallel Slave Peripheral interface, the external master asserts the chip select (CS) signal low. This signal is an alternate function of port pin RB7. The direction of transfer is indicated by the R/\overline{W} signal, which is an alternate function of port pin RB6. When the R/\overline{W} signal is high, the master is reading from the slave. When the R/\overline{W} signal is low, the master is writing to the slave.

Optionally, a HOLD signal may be enabled as an alternate function of port pin RB5. Assertion of HOLD indicates to the external master that the Parallel Slave Peripheral interface is not ready to allow the data transfer to complete. The HOLD signal is driven like an opencollector signal, i.e. low when asserted and highimpedance when not asserted. When the CS signal is not asserted (i.e. the IP2022 is not selected), the HOLD signal is in high-impedance mode. The HOLD signal should have an external pullup resistor (R1 = 10K Ω is recommended). The CS signal must not be allowed to float.

When $\overline{\text{CS}}$ is asserted, an interrupt is generated and HOLD (if enabled) is automatically asserted. If the data transfer is a write from the external master, software reads the Port C, Port D, or both. If the data transfer is a read, software

writes the data to the port or ports. Finally, if HOLD is asserted, software releases assertion of HOLD by writing to the PSPRDY bit in the PSPCFG register.

The Parallel Slave Peripheral does not generate interrupts by itself. Software is required to enable port pin RB7 (the CS input) as a falling-edge interrupt input for the Parallel Slave Peripheral to function. The CS signal must go high, then back low, for each data transfer. RB6 (the R/\overline{W} input) must also be configured as an input. The setting in the RBDIR register for RB5 (the HOLD output) is overridden by the programming of the Parallel Slave Peripheral.

5.10.1 PSPCFG Register

The PSPCFG register is used to enable the Parallel Slave Peripheral, select which ports are used for data transfer, enable the HOLD output, and release the HOLD output when the data transfer is ready to complete.

- *PSPEN2*—set to enable Port D for data transfer, clear to disable. (If this bit is set, the Parallel Slave Peripheral overrides the RDDIR register.)
- *PSPEN1*—set to enable Port C for data transfer, clear to disable. (If this bit is set, the Parallel Slave Peripheral will immediately override the RCDIR register.)
- *PSPHEN*—set to enable HOLD output, clear to disable. (If this bit is set, the Parallel Slave Peripheral will immediately override bit 5 of the RBDIR register.)
- *PSPRDY*—set to release HOLD. This bit always reads as 0.
- *WD*—Watchdog time-out bit. Set at reset, if reset was triggered by Watchdog Timer overflow, otherwise cleared.
- *BO*—Brown-out reset bit. Set at reset, if reset was triggered by brown-out voltage level detection, otherwise cleared.

5.11 External Memory Interface

Port C and Port D can also be used for a parallel interface for up to 128K bytes of linear-addressed external memory, (not program memory) as shown in [Figure 5-25](#page-77-0). With additional software-based addressing on I/O, up to 2M bytes is possible. Port C implements the high address bits, and Port D is multiplexed between data and the low address bits. A level-triggered 8-bit latch (TI part number SN74AC573 or equivalent) is required for demultiplexing.

Figure 5-25 External Memory Interface

External memory is accessed as 16-bit words at wordaligned byte addresses 0x800000 to 0x81FFFE, as shown in [Figure 5-26.](#page-77-1) External 8-bit memory can only be accessed through the current ADDRX/ADDRH/ADDRL pointer using the **iread**/**ireadi** and **iwrite**/**iwritei** instructions. Programs cannot execute directly out of external memory, and commands on the ISD/ISP interface cannot directly access external memory. Like data memory, however, external memory can be accessed over the ISD/ISP interface by executing instructions which move data between memory and the W register.

Note: In order to use the external memory interface correctly, RB[4:7], RC[0:7] and RD[0:7] must ALL be configured as outputs through their respective portdirection configuration registers.

5.11.1 EMCFG Register

See [Section 7.1.4](#page-86-0) for information about the EMCFG register.

Note: When external memory is enabled (EMEN $= 1$), the RDDIR register value is overridden. PSP function will need to be disabled. Port B bits 4-7 (WR, RD, LE and A0 respectively) need to be configured in software, which includes disabling any interrupts.

Note: Wait 1 cycle after changing ADDRX bit 7, ADDRSEL or EMCFG bit 7 before executing **fread**, **fwrite**, **ferase**, **iread**, **iwrite**, **ireadi** or **iwritei**.

Figure 5-26 External Memory Map

Software is responsible for inserting a one-instruction delay between changing the address (i.e. the contents of the ADDRSEL, ADDRX, ADDRH, or ADDRL registers) and executing the **iread**/**ireadi** or **iwrite**/**iwritei** instruction, if required by the timing of the external latch. [Figure 5-27](#page-78-0) shows the calculations used to help select the correct SRAM chip.

Bus Release Timing:

EMBRT = System Clock [Hz] x Bus Release Time [ns] = Range 0 - 1 (truncated) $10⁹$ Max BRT [ns] (SRAM chip spec.) = 2×10^{9} = N ns (truncated) System Clock [Hz] 2×10^9

Read Access Time:

EMRDT2:0 = System Clock [Hz] x Access Time [ns] (SRAM chip spec.) + 1 = Range 1 - 8 (truncated)

 10^{9}

Cycles between IREAD and DATAH present (not including IREAD or DATAH access cycles) = Read Access Time + 1 Cycles between IREAD and DATAL present (not including IREAD or DATAL access cycles) = 2(Read Access Time + 1)

Cycles between consecutive IREADs (not including IREAD access cycles) = 2(Read Access Time + 1) + Bus Release Timing + 1

515-097.eps

Figure 5-27 SRAM Chip Selection Equations

For zero wait-state access, the external memory must meet the access time specification shown in [Table 5-19](#page-78-3). Slower memories can be accommodated by programming wait states in the EMCFG register. Software is responsible for allowing the memory cycle to complete before reading the DATAH/DATAL registers.

Note: Parallel Slave Peripheral and RB7:4 interrupts must be disabled for external memory operations.

Depends on minimum \overline{WR} pulse width specification.

A read cycle to external memory has the timing shown in [Figure 5-28.](#page-78-2) Write cycle timing is shown in [Figure 5-29.](#page-78-1) All external memory cycles are 16-bit transfers, with the low byte $(A0 = 0)$ followed by the high byte $(A0 = 1)$.

Figure 5-29 Write Cycle

6.0 In-System Programming

The IP2022 provides a dedicated serial interface for insystem programming (ISP) of the flash program memory and configuration block. ISP allows designers to incorporate a small connector which can be used to interface to a device programmer for programming or reprogramming the IP2022 after it has been soldered to a circuit board.

The interface used for in-system programming (ISP) and in-system debugging (ISD) is compatible with the SPI serial interface protocol. Whenever possible, a standard connector should be incorporated in the system design for in-system debugging and programming. The recommended connector layout for the ISD/ISP interface is shown in [Figure 6-1](#page-79-0). The connector is a male 10-pin connector with 100-mil pin spacing, whose pin assignments are listed in [Table 6-1.](#page-79-1) The connector is keyed to prevent backward insertion.

Figure 6-1 ISD/ISP Connector

Signal levels on the connector are LVTTL-compatible. The target system provides the TSCK, TSI, TRST, and TSS signals with 10K ohm pullup resistors.

For more information about the ISD/ISP interface and the interaction between the debugger/programmer and the target system, see the *IP2022 User's Manual*.

Table 6-1 Connector Pin Assignments (continued)

Pin	Name	Description
4	TSCK	Target Data Clock-Serial clock. Con- nect to pin 2 on the IP2022.
5	OSC	Target Clock Oscillator-If the debug- ger/programmer is capable of supply- ing an OSC clock for the target system, then this clock must be con- figurable so that it can be disabled to prevent it from interfering with the tar- get system (i.e. the OSC clock output is placed in a high-impedance state).
6	Reserved	Reserved
7	TRST	Target Reset-The target system may use the TRST signal to reset the entire system, to reset only the IP2022, or it may ignore the TRST sig- nal. The debugger/programmer may provide a 100-ms system reset signal (TRST) to the target system. If sup- ported, the TRST output must be an open-collector driver to accommo- date other sources of reset in the tar- get system. The minimum source requirement for this driver is 6 mA. The debugger/programmer should not detect or be reset by the TRST signal being driven low by the target system. There is no requirement that the IP2022 is connected to the TRST sig- nal, so the debugger/programmer cannot assume that the IP2022 has been reset if the target system pulls the TRST pin low.
8	TSI	Target Serial Input-Sampled on the rising edge of TSCK. Connect to pin 3 on the IP2022.
9	VDD	Power. 2.3 - 3.6V (optional)
10	TSO	Target Serial Output-Driven by the
		IP2022 after the falling edge of TSCK. Connect to pin 4 on the IP2022.

7.0 Memory Reference

7.0.1 Registers (sorted by address)

[Table 7-1](#page-80-0) shows the addresses and reset values of all special-purpose registers in data memory, sorted by their address.

Table 7-1 Register Addresses and Reset State (continued)

Table 7-1 Register Addresses and Reset State (continued)

Table 7-1 Register Addresses and Reset State (continued)

7.0.2 Program Memory

[Table 7-2](#page-84-0) shows the addresses and reset values of all special-purpose registers in data memory, sorted by their address.

7.1 Register Bit Definitions

For those registers which have special functions assigned to bits or fields within the register, the definition of those bits and fields is described below. The registers are presented alphabetically.

7.1.1 ADCCFG Register

A/D converter configuration.

7.1.2 ADCTMR Register

The ADCTMR register is used to specify the number of system clock cycles required for a delay of 1736 ns, which is used to provide the 1.152MHz (48 kHz \times 24) clock period reference clock for the A/D converter.

7.1.3 CMPCFG Register

Comparator configuration.

IP2022 Data Sheet

7.1.4 EMCFG Register

External memory interface configuration.

7.1.5 FCFG Register

Flash configuration.

7.1.6 INTSPD Register

Configuration of clock and PLL settings to be used after interrupt. INTSPD is copied to SPDREG when an interrupt occurs. See [Table 3-5](#page-21-0) for **reti** options.

7.1.7 LFSRA Register

Linear Feedback Shift Register configuration.

7.1.8 PSPCFG Register

Parallel Slave Peripheral configuration.

7.1.9 RTCFG Register

Real-Time Timer configuration.

7.1.10 SxINTE/SxINTF Register

Indicates the SERDES conditions that may be enabled as interrupts.

The SxINTE register has the same format as the SxINTF register. For each condition indicated by a flag in the SxINTF register, setting the corresponding bit in the SxINTE register enables the interrupt for that condition.

7.1.11 SxMODE Register

SERDES protocol mode configuration.

7.1.12 SxRCFG Register

SERDES RX shift count, USB sync detect and data polarity configuration.

7.1.13 SxRCNT Register

SERDES RX activity configuration.

7.1.14 SxRSYNC Register

SERDES sync pattern configuration.

7.1.15 SxSMASK Register

SERDES sync-pattern configuration.

10Base-T mode:

USB mode:

7.1.16 SxTCFG Register

SERDES TX shift count configuration.

7.1.17 SxTMRH/SxTMRL Register

Used to specify the divide value for the OSC clock, post-PLL clock or SxCLK input (specified in the SxMode register bits CLKS1:0, [Section 7.1.11\)](#page-92-0) to generate the SERDES clock. The effective divide value = ${SxTMRH}$, $SxTMRL$ } + 1.

7.1.18 SPDREG Register

Status of clock and PLL settings during run-time.

Note: This is a read-only register, use **speed** instruction to change settings.

CDIV3:0 Selects the system clock divisor. $0000 = 1$ $0001 = 2$ $0010 = 3$ $0011 = 4$ $0100 = 5$ $0101 = 6$ $0110 = 8$ $0111 = 10$ $1000 = 12$ $1001 = 16$ $1010 = 24$ $1011 = 32$ $1100 = 48$ $1101 = 64$ $1110 = 128$ 1111 = System clock disabled (off) Name | Description

7.1.19 STATUS Register

Condition flags for the results of arithmetic and logical operations, the page bits, and bits which indicate the skipping state of the core and control of continuation skip after return from interrupt.

7.1.20 T0CFG Register

Timer 0 configuration.

7.1.21 TxCFG1H Register

Timer 1 and 2 configuration.

7.1.22 TxCFG2H Register

Timer 1 and 2 configuration.

 r

7.1.23 TxCFG1L Register

Timer 1 and 2 configuration.

7.1.24 TxCFG2L Register

Timer 1 and 2 configuration.

7.1.25 TCTRL Register

Timer 1 and 2 configuration.

7.1.26 XCFG Register

Extra configuration bits for various functions.

8.0 Electrical Characteristics

8.1 Absolute Maximum Ratings (beyond which permanent damage may occur. Correct operation not guaranteed outside of DC specifications in [Section 8.2\)](#page-104-0)

8.2 DC Specifications

Operating Temperature -40 $^{\circ}$ C \leq Ta \leq +85 $^{\circ}$ C

1. If Vref is used for the ADC reference voltage (see [Section 5.7.1\)](#page-68-0), then the maximum input voltage on a Port G input is Vref.

2. Data in the Typical ("Typ") column is at 2.5/3.3V, 25°C unless otherwise stated.

8.3 AC Specifications

Operating Temperature: -40° C \leq Ta \leq +85°C

3. Vdd must start rising from Vss to ensure proper Power-On-Reset when relying on the internal Power-On-Reset circuitry.

8.4 Comparator DC and AC Specifications

Operating Temperature: -40° C \leq Ta \leq +85°C.

8.5 ADC 10-bit Converter DC and AC Specifications

Vref = AVdd, -40° C \leq Ta \leq +85 $^{\circ}$ C

0.375

0.175 0.80

1.95

0.80

1.00

12.00

17.90

 0.80

18.40

23.90

0.178

3.023

2.845

80 L $\frac{\text{MO}-112}{\text{CB}-2}$

 $(TYP.)$

 $(TYP.)$

 $(TYP.)$

 $±0.17$

 $±0.15$

 $±0.25$

 $±0.25$

 ± 0.08

 $±0.1$

 $±0.05$

9.0 Package Dimensions

9.1 PQFP

80-pin, 14 mm × 20 mm × 2.8 mm body, 0.8 mm pitch, 17.9 mm × 23.9 mm tip-to-tip

9.2 µBGA

80-pin, 9 mm × 9 mm × 0.95 mm body, 0.8 mm ball spacing

DETAIL B DETAIL A SIDE VIEW

- 1. All Dimensins are in millimeters.
- 2. 'e' represents the basic solder ball pitch.
- 3. 'M' represents the basic solder ball matrix size, and
- symbol 'N' is the number of balls after depopulating.
- $\sqrt{4}$. 'b' is measureable at the maximum solder ball diameter after reflow parallel to primary datum \overline{C} -.
- $\sqrt{5}$. Dimension 'aaa' is measured parallel to primary datum C -.
- $\sqrt{6}$. Primary datum $\overline{-C}$ and seating plane are defined by the spherical crowns of the solder balls.
- 7. Package surface shall be matte finish charmilles 24 to 27.
- 8. package centering to substrate shall be 0.0760mm maximum for both x and y direction respectively.
- 9. Package warp shall be 0.050mm maximum.
- 10. Substrate material base is BT resin.
- 11. The overall package thickness 'A' already considers collapse balls.
- 12. Dimensioning and tolerancing per ASME Y14.5-1994.

10.0 Part Numbering

Device			Pins I/O Package	Program Flash (Bytes)	Program RAM (Bytes)	Data RAM (Bytes)
IP2022/PQ80-120	- 80	152 L	POFP	64K (32K x 16)	16K (8K x 16)	4K
IP2022/BG80-120	- 80	52	uBGA	64K (32K x 16)	16K (8K x 16)	4K

Table 10-1 Ordering Information

Part #:: IP2K-DDS-IP2022DS-12

Sales and Tech Support Contact Information

For the latest contact and support information on IP devices, please visit the Ubicom website at www.ubicom.com. The site contains technical literature, local sales contacts, tech support, and many other features.

The Products are not authorized for use in life support systems or under conditions where failure of the Product would endanger the life or safety of the user, except when prior written approval is obtained from Ubicom, Inc. Ask your sales representive for details.

Ubicom, Inc. 635 Clyde Avenue Mountain View, CA 94043

Tel.: (650) 210-1500 Fax: (650) 210-8715 E-Mail: sales@ubicom.com Web Site: www.ubicom.com