Received: from PCH.mit.edu (18.7.21.50) by mail.efplus.com (192.168.0.8) with Microsoft SMTP Server (TLS) id 8.3.485.1; Mon, 16 Nov 2020 06:52:54 -0800 Received: from PCH.MIT.EDU (localhost.localdomain [127.0.0.1]) by PCH.mit.edu (8.14.7/8.12.8) with ESMTP id 0AGEjZRx012640; Mon, 16 Nov 2020 09:46:17 -0500 Received: from outgoing-exchange-5.mit.edu (OUTGOING-EXCHANGE-5.MIT.EDU [18.9.28.59]) by PCH.mit.edu (8.14.7/8.12.8) with ESMTP id 0AGEjYqF012637 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK) for ; Mon, 16 Nov 2020 09:45:35 -0500 Received: from w92exedge4.exchange.mit.edu (W92EXEDGE4.EXCHANGE.MIT.EDU [18.7.73.16]) by outgoing-exchange-5.mit.edu (8.14.7/8.12.4) with ESMTP id 0AGEjYYg029626 for ; Mon, 16 Nov 2020 09:45:34 -0500 Received: from oc11expo20.exchange.mit.edu (18.9.4.51) by w92exedge4.exchange.mit.edu (18.7.73.16) with Microsoft SMTP Server (TLS) id 15.0.1293.2; Mon, 16 Nov 2020 09:44:59 -0500 Received: from oc11exhyb5.exchange.mit.edu (18.9.1.110) by oc11expo20.exchange.mit.edu (18.9.4.51) with Microsoft SMTP Server (TLS) id 15.0.1365.1; Mon, 16 Nov 2020 09:45:09 -0500 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (104.47.55.106) by oc11exhyb5.exchange.mit.edu (18.9.1.110) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Mon, 16 Nov 2020 09:45:09 -0500 Received: from MWHPR12CA0069.namprd12.prod.outlook.com (2603:10b6:300:103::31) by BN7PR01MB3683.prod.exchangelabs.com (2603:10b6:406:87::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3541.23; Mon, 16 Nov 2020 14:45:08 +0000 Received: from CO1NAM11FT031.eop-nam11.prod.protection.outlook.com (2603:10b6:300:103:cafe::dd) by MWHPR12CA0069.outlook.office365.com (2603:10b6:300:103::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3564.25 via Frontend Transport; Mon, 16 Nov 2020 14:45:07 +0000 Received: from mail-lf1-f54.google.com (209.85.167.54) by CO1NAM11FT031.mail.protection.outlook.com (10.13.174.118) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3564.28 via Frontend Transport; Mon, 16 Nov 2020 14:45:07 +0000 Received: by mail-lf1-f54.google.com with SMTP id w142so25434345lff.8 for ; Mon, 16 Nov 2020 06:45:07 -0800 (PST) From: Alan Pearce To: Microcontroller discussion list - Public. Sender: "piclist-bounces@mit.edu" Date: Mon, 16 Nov 2020 06:44:53 -0800 Subject: Re: [PIC] An In-Circuit Serial Programmer application Thread-Topic: [PIC] An In-Circuit Serial Programmer application Thread-Index: Ada8KCqqI483ajywRjitWnfOzLxgew== Message-ID: References: <5FB1CFE4.26802.175E8E5C@brent.eds.co.nz> List-Help: List-Subscribe: , List-Unsubscribe: , In-Reply-To: Reply-To: Microcontroller discussion list - Public. Accept-Language: en-US X-MS-Exchange-Organization-AuthAs: Anonymous X-MS-Exchange-Organization-AuthSource: TS500.efplus4.local X-MS-Has-Attach: X-Auto-Response-Suppress: All X-MS-Exchange-Organization-SenderIdResult: Pass X-MS-Exchange-Organization-PRD: mit.edu X-MS-TNEF-Correlator: received-spf: Pass (protection.outlook.com: domain of googlemail.com designates 209.85.167.54 as permitted sender) receiver=protection.outlook.com; client-ip=209.85.167.54; helo=mail-lf1-f54.google.com; dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to; bh=q4B07dvuZ3WfgtKLJq3z2bFNrkGQQ/zHTgSLfEY8UhY=; b=DYj5KbvizhU+A2uTOPLpRkRqJ2KVwM8JfaE8wPFoQ7TEJEZM+dB1u3DxmRhJ600Kh7 IAhqvFnSb6tAfiPulsR8F4q64ZNJ3VGP8q+ro5QPxyu0Ok+srZZCjBp9sB5zHg1LRP93 KmUbFBPKyoU9RBupzyOwkKnKS09tCQlBzIg+B/8STKPGd3K4o+bjUwpkkNWDjTl9AtuB sKpoo73c8pUsUMCMkbd3ziZEvxKcyUZmK56Zo8WatwiA2mAyllNGMnoPMF6p/oSgU+Tn FOqvxhGPWBWb8TyWbM3HacNOqnmQkdSQ7PFYOrRdGIiqEfy+Bt4ZxF7i4CUJwJL1yjYE wDTQ== authentication-results: spf=pass (sender IP is 209.85.167.54) smtp.mailfrom=googlemail.com; mit.edu; dkim=pass (signature was verified) header.d=googlemail.com;mit.edu; dmarc=pass action=none header.from=googlemail.com; errors-to: piclist-bounces@mit.edu list-id: "Microcontroller discussion list - Public." list-post: x-beenthere: piclist@mit.edu x-mailman-version: 2.1.6 x-received: by 2002:a19:3845:: with SMTP id d5mr5286676lfj.422.1605537905698; Mon, 16 Nov 2020 06:45:05 -0800 (PST) x-topics: [PIC] Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 > Your successful experience with using a single pull up resistor and > dropping the diode and capacitor confirms my suspicion the old > Guideline's mostly a historic artifact. I wouldn't go as far as describing the guidelines as a historic artifact. It is more a case that most of the new chips have a power up timer, so having a time constant on the MCLR pin is not as important now. But it is still relevant to the 16F84 chip depicted in the schematic, and any other chips that don't have a power on timer. On Mon, 16 Nov 2020 at 14:23, Don Kuenz wrote: > > > Brent wrote: > > > > > IMHO the ICSP circuit can be simpler yet remain effective i many cases.= ... just a > > single pull up resistor to VDD. Value of 10k works well for me, using I= CD3 and > > ICD4. The resistor must present not too great a load to the programmer = during HV > > programming mode, nor push up VDD appreciably. Conversely it must be lo= w > > > P.S. - It also works well with a Bootloader. > > use the ICSP interface to install the TinyBootloader or an equivalent w= ith > > the ICSP Dat and Clk lines set at the Rx and Tx lines and you have a ni= ce > > development device with Programming, Debugging and Communications all > > achieved via a USB/Serial adapter - Great to hand out to students or us= e > > for casual experimenting as well as in target applications. > > enough value to prevent unwanted MCLR pul downs by noise. A couple of b= asic > > tips: keep traces short around ICSP, and don't expose VDD to the outsid= e world > > where it can pick up noise. In most cases the RC reset circuit is no gr= eat loss with > > most PIC's having fairly decent internal power up & brownout reset gene= rators that > > can be enabled. > > > > Yes ~ a bootloader is indispensable once you have settled on a good one= .. All going > > well you then only need to use ICSP once... so isolation becomes less i= mportant. I > > prefer a bootloader that doesn't require a button press, DIP switch, or= jumper, to > > initiate it... these are time consuming and annoying steps during devel= opment > > code/program/debug cycles (frequent for me), and a complication when do= ing field > > updates. Ideal: bootloader runs for a brief time at reset and invokes l= oading if > > detected else runs application, optionally add hardware reset capabilit= y by using > > e.g. the RTS line, and/or have the application code invoke the bootload= er after > > receiving a serial escape sequence (unless this presents an unacceptabl= e security > > risk). > > > > Nice work on the web page though, good circuit design/description. I sk= ip read it > > and only noticed a missing "be" in 4th pragraph "can not left unused". > > Your successful experience with using a single pull up resistor and > dropping the diode and capacitor confirms my suspicion the old > Guideline's mostly a historic artifact. This thread gives me plenty to > think about. > The typo on the webpage's now corrected. My website attempts to > follow an ARRL format with its projects. It's my goal to push my lab > notes out to the web. > > Danke, > > -- > Don, KB7RPU, https://www.qsl.net/kb7rpu > There was a young lady named Bright Whose speed was far faster than light= ; > She set out one day In a relative way And returned on the previous night. > > -- > http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive > View/change your membership options at > http://mailman.mit.edu/mailman/listinfo/piclist --=20 http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive View/change your membership options at http://mailman.mit.edu/mailman/listinfo/piclist .