Received: from PCH.mit.edu (18.7.21.50) by mail.efplus.com (192.168.0.8) with Microsoft SMTP Server (TLS) id 8.3.485.1; Tue, 21 Apr 2020 02:00:20 -0700 Received: from PCH.MIT.EDU (localhost.localdomain [127.0.0.1]) by PCH.mit.edu (8.14.7/8.12.8) with ESMTP id 03L8onk0026427; Tue, 21 Apr 2020 04:51:13 -0400 Received: from outgoing-exchange-7.mit.edu (OUTGOING-EXCHANGE-7.MIT.EDU [18.9.28.58]) by PCH.mit.edu (8.14.7/8.12.8) with ESMTP id 03L8omXe026424 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK) for ; Tue, 21 Apr 2020 04:50:48 -0400 Received: from w92exedge4.exchange.mit.edu (W92EXEDGE4.EXCHANGE.MIT.EDU [18.7.73.16]) by outgoing-exchange-7.mit.edu (8.14.7/8.12.4) with ESMTP id 03L8oOND014516 for ; Tue, 21 Apr 2020 04:50:25 -0400 Received: from w92expo13.exchange.mit.edu (18.7.74.67) by w92exedge4.exchange.mit.edu (18.7.73.16) with Microsoft SMTP Server (TLS) id 15.0.1293.2; Tue, 21 Apr 2020 04:50:35 -0400 Received: from oc11exhyb1.exchange.mit.edu (18.9.1.60) by w92expo13.exchange.mit.edu (18.7.74.67) with Microsoft SMTP Server (TLS) id 15.0.1365.1; Tue, 21 Apr 2020 04:50:47 -0400 Received: from NAM11-CO1-obe.outbound.protection.outlook.com (104.47.56.177) by oc11exhyb1.exchange.mit.edu (18.9.1.60) with Microsoft SMTP Server (TLS) id 15.0.1395.4 via Frontend Transport; Tue, 21 Apr 2020 04:50:47 -0400 Received: from MW2PR16CA0016.namprd16.prod.outlook.com (2603:10b6:907::29) by CY4PR01MB2680.prod.exchangelabs.com (2603:10b6:903:ec::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.28; Tue, 21 Apr 2020 08:50:45 +0000 Received: from CO1NAM03FT017.eop-NAM03.prod.protection.outlook.com (2603:10b6:907:0:cafe::32) by MW2PR16CA0016.outlook.office365.com (2603:10b6:907::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.27 via Frontend Transport; Tue, 21 Apr 2020 08:50:45 +0000 Received: from mail-lj1-f170.google.com (209.85.208.170) by CO1NAM03FT017.mail.protection.outlook.com (10.152.80.172) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.25 via Frontend Transport; Tue, 21 Apr 2020 08:50:45 +0000 Received: by mail-lj1-f170.google.com with SMTP id b2so7640480ljp.4 for ; Tue, 21 Apr 2020 01:50:45 -0700 (PDT) From: James Burkart To: Microcontroller discussion list - Public. Sender: "piclist-bounces@mit.edu" Date: Tue, 21 Apr 2020 01:50:31 -0700 Subject: Re: [EE] LDO reg keeps failing. Looking for suggestions. Thread-Topic: [EE] LDO reg keeps failing. Looking for suggestions. Thread-Index: AdYXu0nA0pAqz3I2T220CEL/u3dlEw== Message-ID: References: <35716fec-1512-6e55-8b3c-d4fe3e9b10aa@gmail.com> List-Help: List-Subscribe: , List-Unsubscribe: , In-Reply-To: Reply-To: Microcontroller discussion list - Public. Accept-Language: en-US X-MS-Exchange-Organization-AuthAs: Anonymous X-MS-Exchange-Organization-AuthSource: TS500.efplus4.local X-MS-Has-Attach: X-Auto-Response-Suppress: All X-MS-Exchange-Organization-SenderIdResult: Pass X-MS-Exchange-Organization-PRD: mit.edu X-MS-TNEF-Correlator: received-spf: None (protection.outlook.com: burkartstudios.com does not designate permitted sender hosts) dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=burkartstudios-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to; bh=8XkwMld/ElIVd63OJIfMiZ2cJLqvPzNu6H5SClVbgys=; b=mCsOpm99pmx7YL+aFknESrfmNpCjMQT0UozVLGCvZYBGYdMzbgfvu8OErgpLnjl0U4 X/2WLojS0jCQTNOeV/SuCANb8nBeDmu9UgdV8arYmtXRYClSn46aVLlR2MDSEEwRPJHI I+Q0HSVs/EOJPCIRHaXeEkIrZFSA7aupz1C9yjwYiuCxqmV19t1sHmC6L3zUBfuTCc5D 41y9fAoAi7XngnDgshlzqtDmieBKV9nNvB2mqZxltO31RnGlEMj5uniFNZO35twRC1x+ AQZkGO0IX+VhgfFiFJ1IIdruor32v7vQCNXREClfQcQb82CjeTlowoyyYYTXlpzZxNN9 nkuw== authentication-results: spf=none (sender IP is 209.85.208.170) smtp.mailfrom=burkartstudios.com; mit.edu; dkim=pass (signature was verified) header.d=burkartstudios-com.20150623.gappssmtp.com; mit.edu; dmarc=none action=none header.from=burkartstudios.com; errors-to: piclist-bounces@mit.edu list-id: "Microcontroller discussion list - Public." list-post: x-beenthere: piclist@mit.edu x-mailman-version: 2.1.6 x-received: by 2002:a2e:96c4:: with SMTP id d4mr10020549ljj.19.1587459042890; Tue, 21 Apr 2020 01:50:42 -0700 (PDT) x-topics: [EE] x-content-filtered-by: Mailman/MimeDel 2.1.6 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Yes, the regulator only powers the PIC and 3 LEDs. On Tue, Apr 21, 2020, 1:32 AM Sean Breheny wrote: > On Mon, Apr 20, 2020 at 9:33 PM David Van Horn < > david.vanhorn@backcountryaccess.com> wrote: > > > I disagree. > > The failure mechanism is well documented, where Vout > Vin. > > The point of D8 is to prevent the input pin from being more than a diod= e > > drop below Vout in that situation. > > But the problem mechanism here isn't Vin falling, it's Vout rising. > > > > Why do you say that the problem is Vout rising? It appears to me that > Vout > only powers the microcontroller, not the motors. Any regeneration from th= e > motors should go directly into the battery. > -- > http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive > View/change your membership options at > http://mailman.mit.edu/mailman/listinfo/piclist > --=20 http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive View/change your membership options at http://mailman.mit.edu/mailman/listinfo/piclist .