On 05/01/2015 18:25, David C Brown wrote:
> On mid range PICs interrupt latency is "three or four instruction cycles"
> which meets the criteria of "within several instruction times" rather
> neatly.

Uhm... this is interesting. Can you point to some documentations?
Thanks
         N
*
*
--=20
http://www.piclist.com/techref/piclist PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist
.