I want to try out SystemVerilog. However, it seems that Xilinx XST doesn't
support it yet (as far as I know). Altera's Quartus seems to support it.
Also, Synplify supports it. Can I somehow use the Quartus synthesis tool in
Xilinx ISE?
--=20
http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist
.