On Mon, Oct 3, 2011 at 11:30 AM, John Gardner <goflo3@gmail.com> wrote:

> ...Black hole...
>
> Yup - Thanks :)
>
> TTL's too much work, though - CMOS, now...
>
>
Yeah, you might as well draw up a schematic using logic blocks and implemen=
t
it on an FPGA. Same thing.
--=20
http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist
.