Thanks again.

Funny enough about an hour before I sent this e-mail I was
contemplating alternatives. The head/tail index was actually something
I though up there (though I was thinking pointers it's technically the
same thing).

Quintin Beukes



On Fri, Oct 9, 2009 at 9:11 PM, Harold Hallikainen
<harold@hallikainen.org> wrote:
>
>> Quintin Beukes wrote:
>>> Re. your FIFO tip? How do you implement this fifo?
>>
>> My PIC development environment (http://www.embedinc.com/pic) includes
>> template modules for interrupt driven UART I/O with FIFOs. =A0The app ca=
lls
>> UART_PUT and UART_GET to send and receive bytes. =A0These routines access
>> the
>> transmit and receive FIFOs, with the interrupt routine doing the work of
>> accessing the UART hardware. =A0In a lot of cases you don't really need a
>> output FIFO, and you can change UART_PUT to spin on TXIF then write to
>> TXREG.
>
> There was also an extensive discussion of this in July. See
> http://www.nabble.com/Task-scheduling-in-Embedded-Systems-to24735436.html=
#a24768292
>
> Harold
>
>
> --
> FCC Rules Updated Daily at http://www.hallikainen.com - Advertising
> opportunities available!
> --
> http://www.piclist.com PIC/SX FAQ & list archive
> View/change your membership options at
> http://mailman.mit.edu/mailman/listinfo/piclist
>

-- =

http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist