Do you have the luxury of checking your code with another chip
even a similar chip of the same family? What does the code do if you
run it on a simulator (oshonsofts pic sim ide is pretty good with timer simulation)

I have never come across it myself but you could have a defective chip.


Peter van Hoof


----- Original Message ----
> From: Heinz Czychun <hczychun@lks.net>
> To: Microcontroller discussion list - Public. <piclist@mit.edu>
> Sent: Saturday, July 11, 2009 7:17:57 AM
> Subject: Re: [PIC]: PIC12F675 TMR0, TMR1 Interrupt control
> 
> Hi Jinx,
> 
> On 11-Jul-09, at 6:11 AM, Jinx wrote:
> 
> >> ; initialize interrupts
> >>        banksel  INTCON      ; Bank 0
> >>          movlw  b'10100000'
> >>          ;             1-------  (GIE)1=interrupts enabled
> >>          ;             -0------  (PEIE)1=enable peripheral interrupts
> >>          ;             --1-----  (T0IE)0=disable TMR0 overflow
> >> interrupt      <- controls TMR0 effectively
> >
> > Heinz,
> >
> > INTCON,T0IE = 0 disables TMR0 interrupts. IE = 0 for any
> > interrupt source disables it. source As TMR0 has no off/on control
> > it will start generating interrupts as soons as T0IE and GIE are set
> 
>         Yes, that was my observations. I could control the TMR0  
> interrupts with the INTCON,T0IE
> setting. But when I reprogrammed for Timer 1 enabled, and  
> interrupting, the setting of the
> INTCON,T0IE became irrelevant. Timer 0 would always start generating  
> interrupts.
> 
> Thanks,
> Heinz
> 
> 
> -- 
> http://www.piclist.com PIC/SX FAQ & list archive
> View/change your membership options at
> http://mailman.mit.edu/mailman/listinfo/piclist



      
-- 
http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist