I've guess there are people here which already did it.
The question is which is the minimum number of layers for routing an
1738 balls FPGA witha couple of 3.1Gbps transcievers inside ?

thx,
Vasile
-- 
http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist