one other data point....this is only happening when the slave is actually connected to the
  master.  If I pull the connection, it cycles and I see data on the sda/scl lines and I no longer get the WCOL bit set.
   
  Going to verify I have the SDA and SCL wired correctly.  Does the slave ack the start bit?

 
---------------------------------
Access over 1 million songs - Yahoo! Music Unlimited.
-- 
http://www.piclist.com PIC/SX FAQ & list archive
View/change your membership options at
http://mailman.mit.edu/mailman/listinfo/piclist