Most current drams do column refresh when /RAS is asserted, regardless
whether /CAS and /WR are asserted later (i.e. read and write cycles will
refresh rows). Then there is the good question of how wide the row is. It
could be 128 (rare), 256 (most), or 512.

Peter

--
http://www.piclist.com hint: The PICList is archived three different
ways.  See http://www.piclist.com/#archives for details.