

# Summary of Differences Between SX18/20/28AC Revisions





Date: 6/7/99



## www.scenix.com

## Summary of Changes Between SX18/20/28AC Revisions

	SX18/20/28AC Devices with Datecode yywwxx (old rev)	SX18/20/28AC devices with Datecode Axyywwxx (new rev)
FUSE Word Register (See Note below)	DIV2:DIV0 - Internal RC Oscillator Divider: Bits DIV0, DIV1, and DIV2 are located in bit locations 4, 5, and 6 respectively and provides a selection of 8 frequencies	DIV1:DIV0 - Internal RC Oscillator Divider: Bits DIV0, and DIV1 are located in bit locations 5, and 6 respec- tively and provides a selection of 4 fre- quencies. Bit 4 is reserved.Bit DIV0 and DIV1 also dual functions. DIV0 (FOSC2) extends the external oscillator configuration. DIV1 (IFBD) is the inter- nal feedback resistor disable bit for the external resonator/crystal oscillator.
	OPTIONX - OPTION Register Extension: Ability to disable pro- grammability of bits 6 and 7 (RTW, RTE_IE bits).	Moved to bit 7 of the FUSEX register. The bit position is reserved. Moved to bit 7 of the FUSEX register.
	STACKX - Stack Extension: Limits the stack size to two levels or extends the size to 8 levels.	The bit position is reserved.
FUSEX Word Register (See Note below)	MEM1:MEM0 - Configure Program Memory Size: Configures the pro- gram memory size if desired to be different than the factory setting.	BP1:BP0 - These bits configure both the program memory size and the number of RAM banks. See the register map for details.
	RAM1:RAM0 - Configure Number of RAM Banks: Configures the number of RAM banks if desired to be different than the factory setting.	The bit locations are used for trimming the Brown-Out trip point (factory untrimmed). The number of RAM banks is selected through the BP1 and BP0 bits.
	BOR1:BOR0 - Brown-Out Reset: Can disable the Brown-Out feature or enable and set the trip point to 4.2V.	BOR1:BOR0 - Brown-Out Reset: Can disable Brown -Out feature or enable and select 3 different trip points.
External Crystal/Resonator (LP, XT, or HS Mode)	The FOSC1:FOSC0 bits provide 3 settings.	The FOSC2:FOSC0 bits provide 7 set- tings.
External Crystal/Resonator Oscil- lator Component Values	Specified in the datasheet (latest version is dated 2/11/99)	The component values (Rf, C1, C2) values are different. Target values are available for reference.
Supply Voltage	4.5V to 6.25V	2.5V to 5.5V
Parallel/Serial Prog. Times	100 ms/word	< 20 ms/word
Tools Support	SX Key Rev E, Soft Rev 1.05	SX Key Rev E, Soft Rev 1.06 or higher

Note: The development tools are updated to make the impact of changes transparent to the user.

### **Device Configuration Options**

The register formats are shown in Figure 1 and the configuration fields within the registers are explained in Table 2 through Table 5. Note that the register formats vary, depending on the SX datecode variations.

#### FUSE Word for SX18/20/28AC Devices with Datecode yywwxx (old revisions)

TURBO	SYNC	OPTIONX	STACKX	IRC	DIV2	DIV1	DIV0	CP	WDTE	FOSC1	FOSC0
Bit 11											Bit 0

#### FUSE Word for SX18/20/28AC Devices with Datecode Axyywwxx (new revision)

TURBO	SYNC	Reserved	Reserved	IRC	DIV1/ IFBD	DIV0/ FOSC2	Reserved	CP	WDTE	FOSC1	FOSC0
Bit 11											Bit 0

#### FUSEX Word for SX18/20/28AC Devices with Datecode yywwxx (old revisions)

IRCTRI M2	PINS	IRCTRIM1	IRCTRIM0	Reserved	CF	BOR1	BOR0	RAM1	RAM0	MEM1	MEM0
Bit 11											Bit 0

#### FUSEX Word for SX18/20/28AC Devices with Datecode Axyywwxx (new revision)

IRCTRIM2	PINS	IRCTRIM1	IRCTRIM0	OPTIONX/ STACKX	CF	BOR1	BOR0	BORTR IM1	BORTR IM0	BP1	BP0
Bit 11											Bit 0

Bit 11

#### **Figure 1 Device Configuration Register Formats**

### External Crystal/Resonator (XT, LP, or HS Mode)

SX18/20/28AC devices with datecode Axyywwxx (new revision) support extended crystal/resonator modes. Table 3 shows the different mode being supported. The new version of the device has improved internal crystal/resonator support circuitry. The external component values associated with oscillator circuit may have to chnage when using the new version. The oscillator circuit is currently being characterized. Contact Scenix for the component values.



## Table 2 FUSE Word Bits for SX18/20/28AC with Datecode yywwxx (old revisions)

<b>Option Bits</b>	Description
TURBO	Turbo Mode. Set to 1 for "compatible" mode, in which the instruction rate oper- ates at one-fourth the oscillator clock rate. Set to 0 for the turbo mode, in which the instruction rate is equal to the oscillator clock rate.
SYNC	Synchronous Input Mode (for turbo mode operation). Set to 1 to disable or clear to 0 to enable synchronous inputs.
OPTIONX	OPTION Register Extension. Set to 1 to disable the programmability of bit 6 and bit 7 in the OPTION register, the RTW and RTE_IE bits (in other words, to force these two bits to 1). Clear to 0 to enable programming of the RTW and RTE_IE bits in the OPTION register.
STACKX	Stack Extension. Set to 1 to limit the stack size to two locations. Clear to 0 to extend the stack size to eight locations.
ĪRC	Internal RC Oscillator. Set to 1 to disable the internal oscillator and have the OSC1 and OSC2 pins operate as defined by the FOSC1:FOSC0 bits. Clear to 0 to enable the internal oscillator, and to have the OSC1 pin floating and the OSC2 pin weakly pulled high.
DIV2:DIV0	Internal RC Oscillator Divider. This field sets the divide-by factor for generating the instruction clock from the internal oscillator when the internal oscillator is enabled ( $\overline{IRC} = 0$ ). The nominal instruction rate is determined by DIV2:DIV0 as follows: 000 = 4 MHz 001 = 2 MHz 010 = 1 MHz 011 = 500 kHz 100 = 250 kHz 101 = 125 kHz 110 = 62.5 kHz 111 = 31.25 kHz
CP	Code Protection. Set to 1 for no code protection. Clear to 0 for code protection. With code protection, the program code and configuration registers read back as scrambled data. This prevents reverse-engineering of your proprietary code and configuration options.
WDTE	Watchdog timer enable. Set to 1 to enable the Watchdog timer. Clear to 0 to disable the Watchdog timer.
FOSC1: FOSC0	External Oscillator Configuration. This field sets up the device to operate with a particular type of external oscillator when the device is configured to operate with an external oscillator ( $\overline{IRC} = 1$ ). The type of external oscillator is determined by FOSC1:FOSC0 as follows: 00 = LP - low-power crystal 01 = XT - normal crystal 10 = HS - high-speed crystal 11 = RC network - OSC2 is weakly pulled high and no CLKOUT output

## Table 3 FUSE Word Bits for SX18/20/28AC with Datecode Axyywwxx (new revision)

<b>Option Bits</b>	Description
TURBO	Turbo Mode. Set to 1 for "compatible" mode, in which the instruction rate oper- ates at one-fourth the oscillator clock rate. Set to 0 for the turbo mode, in which the instruction rate is equal to the oscillator clock rate.
SYNC	Synchronous Input Mode (for turbo mode operation). Set to 1 to disable or clear to 0 to enable synchronous inputs.
ĪRC	Internal RC Oscillator. Set to 1 to disable the internal oscillator and have the OSC1 and OSC2 pins operate as defined by the FOSC1:FOSC0 bits. Clear to 0 to enable the internal oscillator, and to have the OSC1 pin floating and the OSC2 pin weakly pulled high.
DIV1:DIV0	Internal RC Oscillator Divider. This field sets the divide-by factor for generating the instruction clock from the internal oscillator when the internal oscillator is enabled ( $\overline{IRC} = 0$ ). The nominal instruction rate is determined by DIV1:DIV0 as follows: 00 = 4 MHz 01 = 1 MHz 10 = 128 kHz 11 = 32 kHz
ĪFBD	Internal Feedback Disable. If $\overline{IRC} = 1$ , and $\overline{IFBD} = 1$ , the crystal/resonator oscil- lator can rely on the internal feedback resistor between the OSC1 and OSC2 pins. If IFBD = 0, an external feedback resistor is required between the OSC1 and OSC2 pins.
CP	Code Protection. Set to 1 for no code protection. Clear to 0 for code protection. With code protection, the program code and configuration registers read back as scrambled data. This prevents reverse-engineering of your proprietary code and configuration options.
WDTE	Watchdog timer enable. Set to 1 to enable the Watchdog timer. Clear to 0 to disable the Watchdog timer.
FOSC2: FOSC0	External Oscillator Configuration. This combination of three register bits sets up the device to operate with a particular type of external oscillator when the device is configured to operate with an external oscillator ( $\overline{IRC} = 1$ ). Note that bit 5, the DIV0/FOSC2 bit, operates as DIV0 with $\overline{IRC}=0$ , or as FOSC2 with $\overline{IRC}=1$ . The type of external oscillator is determined by FOSC2:FOSC0 as follows: 000 = LP1 - low-power crystal (32 KHz) 001 = LP2 - low-power crystal (32 KHz to 1 MHz) 010 = XT1 - normal crystal (32 KHz to 10 MHz) 011 = XT2 - normal crystal (1 MHz to 24 MHz) 100 = HS - high speed crystal (1 MHZ to 50 MHz) 101 = Reserved 110 = Reserved 110 = Reserved 111 = External RC Note: The frequency ranges have not been characterized. These are target values.



Table 4 FUSEX	Bits for SX	18/20/28AC	with Datecode	vvwwxx (	old revisions)
		10/20/20/10	with Datecout	у <b>у н на</b> а (ч	

Option Bits	Description
IRCTRIM2: IRCTRIM0	Internal RC Oscillator Trim. This 3-bit field adjusts the operation of the internal RC oscillator to make it operate within the target frequency range of 4.0 MHz plus or minus 8%. Parts are shipped from the factory untrimmed. The device relies on the programming tool to provide the trimming function.
CF	Carry Flag Input. Set to 1 to ignore the carry flag as an input to addition and sub- traction operations. Clear to 0 to add the carry flag into all addition operations (ADD fr,W means fr = fr + W + C); and to subtract the complement of the carry flag from all subtraction operations (SUB fr,W means fr = fr - W - /C).
BOR1: BOR0	Brown-Out Reset. These two factory-configured bits should not be changed unless you want to enable the brown-out functionality of the device. To enable the brown-out feature (4.2V trip level), set these bits to 01. To disable the brown- out feature set both bits to 1.
RAM1: RAM0	Configured Number of RAM Banks. These two factory-configured bits should not be changed unless you want to reduce the configured amount of RAM in the device. To do so, use one the following RAM1:RAM0 settings: 00 = 1 bank 01 = 2 banks 10 = 4 banks 11 = 8 banks (default)
MEM1: MEM0	Configured Memory Size. These two factory-configured bits should not be changed unless you want to reduce the configured amount of program memory in the device. To do so, use one the following MEM1:MEM0 settings: 00 = 1 page 01 = 1 page 10 = 4 pages 11 = 8 pages (default)

## Table 5 FUSEX Bits for SX18/20/28AC with Datecode Axyywwxx (new revision)

Option Bits	Description
IRCTRIM2: IRCTRIM0	Internal RC Oscillator Trim. This 3-bit field adjusts the operation of the internal RC oscillator to make it operate within the target frequency range of 4.0 MHz plus or minus 8%. Parts are shipped from the factory untrimmed. The device relies on the programming tool to provide the trimming function.
OPTIONX/ STACKX	OPTION Register Extension and Stack Extension. Set to 1 to disable the pro- grammability of bit 6 and bit 7 in the OPTION register, the RTW and RTE_IE bits (in other words, to force these two bits to 1); and to limit the program stack size to two locations. Clear to 0 to enable programming of the RTW and RTE_IE bits in the OPTION register, and to extend the stack size to eight locations.
CF	Carry Flag Input. Set to 1 to ignore the carry flag as an input to addition and sub- traction operations. Clear to 0 to add the carry flag into all addition operations (ADD fr,W means fr = fr + W + C); and to subtract the complement of the carry flag from all subtraction operations (SUB fr,W means fr = fr - W - /C).
BOR1: BOR0	Brown-Out Reset. The BOR1:BOR0 bits enable or disable the brown-out reset function and set the brown-out threshold voltage as follows: 00 = 4.2V 01 = 2.6V 10 = 2.2V 11 = Disable Brown-Out Reset
BORTRIM1: BORTRIM0	Brown-Out trim bits (parts are shipped out of the factory untrimmed).
BP1: BP0	Configured Memory Size. These two factory-configured bits should not be changed unless you want to reduce the configured amount of program memory in the device. To do so, use one the following BP1:BP0 settings: 00 = 1 page, 1 bank 01 = 1 page, 2 banks 10 = 4 pages, 4 banks 11 = 4 pages, 8 banks (default)



### **DC Electrical Characteristics (Target Specs)**

SX18AC/SX20AC/SX28AC (Datecode Axyywwxx, new revision); Operating Temperature 0° C <= Ta <= +70° C (Commercial)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>dd</sub>	Supply Voltage		2.5	-	5.5	V
V <sub>por</sub>	V <sub>dd</sub> start voltage to ensure Power-On Reset		V <sub>ss</sub>	-	-	V
S <sub>Vdd</sub>	V <sub>dd</sub> rise rate		0.05	-	-	V/ms
l <sub>dd</sub>	Supply Current, active	$V_{dd} = 5.0V, F_{osc} = 50 \text{ MHz}$ $V_{dd} = 5.0V, F_{osc} = 4 \text{ MHz internal}$ $V_{dd} = 2.5V, F_{osc} = 20 \text{ MHz}$	-	65 6 12	-	mA mA mA
I <sub>pd</sub>	Supply Current, power down	$V_{dd}$ = 5.5V, WDT enabled $V_{dd}$ = 5.5V, WDT disabled $V_{dd}$ = 2.5V, WDT enabled $V_{dd}$ = 2.5V, WDT disabled	-	TBD 1.0 TBD 500	-	μΑ μΑ μΑ nA
V <sub>ih,</sub> V <sub>il</sub>	Input Levels MCLR, OSC1, RTCC Logic High Logic Low All Other Inputs CMOS Logic High Logic Low		0.8V <sub>dd</sub> V <sub>ss</sub> 0.7V <sub>dd</sub> V <sub>ss</sub>		V <sub>dd</sub> 0.2V <sub>dd</sub> V <sub>dd</sub> 0.3V <sub>dd</sub>	> > > >
	Logic High Logic Low		2.0 V <sub>ss</sub>		V <sub>dd</sub> 0.8	V V
l <sub>il</sub>	Input Leakage Current	$V_{in} = V_{dd} \text{ or } V_{ss}$	-1.0		+1.0	μA
l <sub>ip</sub>	Weak Pullup Current	$V_{dd} = 5.0V, V_{in} = 0V$ $V_{dd} = 2.5V, V_{in} = 0V$			400 80	μΑ μΑ
V <sub>oh</sub>	Output High Voltage OSC2, Ports B, C Port A	loh = 20mA, Vdd = 4.5V loh = 12mA, Vdd = 2.5V loh = 30mA, Vdd = 4.5 loh = 18 mA, Vdd = 2.5V	Vdd-0.7 Vdd-0.7 Vdd-0.7 Vdd-0.7			V V V V
V <sub>ol</sub>	Output Low Voltage All Ports, OSC2	lol = 30mA, Vdd = 4.5V lol = 18mA, Vdd = 2.5V			0.6 0.6	V V

#### AC Electrical Characteristics (Target Specs)

SX18AC/20AC/28AC (Datecode Axyywwxx, new revision); Operating Temperature 0° C <= Ta <= +70° C (Commercial)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
F <sub>osc</sub>	External CLKIN Frequency	DC	-	4.0	MHz	RC
				10	MHz	XT1
				24	MHz	XT2
				50	MHz	HS
				32	KHz	LP1
				1.0	MHz	LP2
	Oscillator Frequency	DC	-	4.0	MHz	RC
		0.032		10.0	MHz	XT1
		1.0		24.0	MHz	XT2
		1.0		50	MHz	HS
		DC		32	KHz	LP1
		0.032		1.0	MHz	LP2
T <sub>osc</sub>	External CLKIN Period	250	-	-	ns	RC
		100			ns	XT1
		41.7			ns	XT2
		20			ns	HS
		31.25			μs	LP1
		1.0			μs	LP2
	Oscillator Period	250	-	-	ns	RC
		100		31.25	μs	XT1
		41.7		1.0	μs	XT2
		20		1.0	μs	HS
		31.25		-	μs	LP1
		1.0		31.25	μs	LP2
T <sub>osL</sub> , T <sub>osH</sub>	Clock in (OSC1) Low or High Time	50	-	-	ns	XT1/XT2
		8.0			ns	HS
		2.0			μs	LP1/LP2
T <sub>osR</sub> , T <sub>osF</sub>	Clock in (OSC1) Rise or Fall Time	-	-	25	ns	XT1/XT2
				25	ns	HS
				50	μs	LP1/LP2

Note:Data in the Typical ("TYP") column is at 5V, 25° C unless otherwise stated.

Internal RC Oscillator AC specs are still being characterized. Specification is  $4MHz \pm 8\%$  over commercial temp (0° C-70° C) range.



## Comparator DC and AC Specifications (Target Specs)

Parameter	Conditions	Min	Тур	Max	Units
Input Offset Voltage	0.4V < Vin < Vdd – 1.5V		+/- 10	+/- 25	mV
Input Common Mode Voltage Range		0.4		Vcc – 1.3	V
Voltage Gain			300k		V/V
DC Supply Current (enabled)	Vdd = 5.5V			120	μA
Response Time	V <sub>overdrive</sub> = 25mV			250	ns

Lit#:SXL-SU02-01

© 1999 Scenix Semiconductor, Inc. All rights reserved.